 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| W90N745CD/W90N745CDG 32-BIT ARM7TDMI-BASED MCU W90N745 16/32-bit ARM microcontroller Product Data Sheet W90N745CD/W90N745CDG Revision History REVISION DATE COMMENTS A A1 A2 2006/06/23 2006/08/30 2006/09/22 Draft Add Electrical specification Delete Chapter 6: BLOCK DIAGRAM -I- Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Table of Contents1. 2. 3. 4. 5. 6. GENERAL DESCRIPTION ......................................................................................................... 1 FEATURES ................................................................................................................................. 2 PIN DIAGRAM ............................................................................................................................ 7 PIN ASSIGNMENT ..................................................................................................................... 8 PIN DESCRIPTION................................................................................................................... 13 FUNCTIONAL DESCRIPTION ................................................................................................. 24 6.1 6.2 ARM7TDMI CPU CORE ............................................................................................... 24 System Manager........................................................................................................... 25 6.2.1 6.2.2 6.2.3 6.2.4 6.2.5 6.2.6 6.2.7 6.2.8 Overview ........................................................................................................................25 System Memory Map......................................................................................................25 Address Bus Generation ................................................................................................28 Data Bus Connection with External Memory ..................................................................28 Bus Arbitration................................................................................................................37 Power Management .......................................................................................................38 Power-On Setting ...........................................................................................................41 System Manager Control Registers Map ........................................................................41 EBI Overview..................................................................................................................56 SDRAM Controller ..........................................................................................................56 EBI Control Registers Map .............................................................................................60 On-Chip RAM .................................................................................................................79 Non-Cacheable Area ......................................................................................................79 Instruction Cache............................................................................................................80 Data Cache ....................................................................................................................82 Write Buffer ....................................................................................................................84 Cache Control Registers Map.........................................................................................84 EMC Functional Description ...........................................................................................93 EMC Register Mapping ................................................................................................103 GDMA Functional Description ......................................................................................158 GDMA Register Map ....................................................................................................159 USB Host Functional Description .................................................................................168 USB Host Controller Registers Map .............................................................................169 USB Endpoints .............................................................................................................192 6.3 External Bus Interface .................................................................................................. 56 6.3.1 6.3.2 6.3.3 6.4 Cache Controller........................................................................................................... 79 6.4.1 6.4.2 6.4.3 6.4.4 6.4.5 6.4.6 6.5 Ethernet MAC Controller............................................................................................... 92 6.5.1 6.5.2 6.6 GDMA Controller ........................................................................................................ 158 6.6.1 6.6.2 6.7 USB Host Controller ................................................................................................... 168 6.7.1 6.7.2 6.8 USB Device Controller................................................................................................ 192 6.8.1 - II - W90N745CD/W90N745CDG 6.8.2 6.8.3 Standard Device Request.............................................................................................192 USB Device Register Description .................................................................................192 IS Interface..................................................................................................................231 AC97 Interface .............................................................................................................232 Audio Controller Register Map......................................................................................235 UART0........................................................................................................................256 UART1........................................................................................................................256 UART2........................................................................................................................258 UART3........................................................................................................................260 General UART Controller ...........................................................................................261 High speed UART Controller ......................................................................................274 General Timer Controller ............................................................................................288 Watchdog Timer .........................................................................................................288 Timer Control Registers Map......................................................................................288 Interrupt Sources ........................................................................................................298 AIC Registers Map .....................................................................................................301 GPIO Register Description .........................................................................................316 GPIO Register Description .........................................................................................317 I2C Protocol ................................................................................................................339 I2C Serial Interface Control Registers Map .................................................................342 USI Timing Diagram ...................................................................................................350 USI Registers Map .....................................................................................................351 PWM Double Buffering and Reload Automatically......................................................359 Modulate Duty Ratio ...................................................................................................359 Dead Zone Generator.................................................................................................360 PWM Timer Start Procedure ......................................................................................360 PWM Timer Stop Procedure.......................................................................................360 PWM Register Map ....................................................................................................361 Keypad Interface Register Map ..................................................................................372 Register Description ...................................................................................................373 6.9 Audio Controller .......................................................................................................... 231 6.9.1 6.9.2 6.9.3 6.10 Universal Asynchronous Receiver/Transmitter Controller ......................................... 254 6.10.1 6.10.2 6.10.3 6.10.4 6.10.5 6.10.6 6.11 Timer/Watchdog Controller......................................................................................... 288 6.11.1 6.11.2 6.11.3 6.12 Advanced Interrupt Controller..................................................................................... 297 6.12.1 6.12.2 6.13 General-Purpose Input/Output ................................................................................... 314 6.13.1 6.13.2 6.14 I C Interface ................................................................................................................ 338 6.14.1 6.14.2 2 6.15 Universal Serial Interface............................................................................................ 349 6.15.1 6.15.2 6.16 PWM ........................................................................................................................... 358 6.16.1 6.16.2 6.16.3 6.16.4 6.16.5 6.16.6 6.17 Keypad Interface......................................................................................................... 371 6.17.1 6.17.2 - III - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.18 PS2 Host Interface Controller ..................................................................................... 380 6.18.1 6.18.2 PS2 Host Controller Interface Register Map...............................................................381 Register Description ...................................................................................................382 7. ELECTRICAL SPECIFICATIONS........................................................................................... 386 7.1 7.2 Absolute Maximum Ratings ........................................................................................ 386 DC Specifications ....................................................................................................... 386 7.2.1 7.2.2 Digital DC Characteristics.............................................................................................386 USB Transceiver DC Characteristics............................................................................388 EBI/SDRAM Interface AC Characteristics ....................................................................389 EBI/(ROM/SRAM/External I/O) AC Characteristics ......................................................390 USB Transceiver AC Characteristics............................................................................391 EMC RMII AC Characteristics ......................................................................................391 AC97/I2S Interface AC Characteristics.........................................................................393 I2C Interface AC Characteristics ...................................................................................395 USI Interface AC Characteristics ..................................................................................396 PS2 Interface AC Characteristics .................................................................................397 7.3 AC Specifications........................................................................................................ 389 7.3.1 7.3.2 7.3.3 7.3.4 7.3.5 7.3.6 7.3.7 7.3.8 8. 9. 10. ORDERING INFORMATION .................................................................................................. 399 PACKAGE SPECIFICATIONS................................................................................................ 400 APPENDIX A: W90N745 REGISTERS MAPPING TABLE .................................................... 401 - IV - W90N745CD/W90N745CDG 1. GENERAL DESCRIPTION The W90N745 is built around an outstanding CPU core, the 16/32 ARM7TDMI RISC processor which designed by Advanced RISC Machines, Ltd. It offers 4K-byte I-cache/SRAM and 4K-byte Dcache/SRAM, is a low power, general purpose integrated circuits. Its simple, elegant, and fully static design is particularly suitable for cost sensitive and power sensitive applications. One 100/10 Mbit MAC of Ethernet controller is built-in to reduce total system cost. The W90N745 also provides one USB 1.1 host controller, one USB 1.1 device controller, one AC97/IS controller, one 2-channel GDMA, four independent UARTs, one watchdog timer, two 24-bit timers with 8-bit pre-scale, up to 31 programmable I/O ports, PS2 keyboard controller and an advanced interrupt controller. The external bus interface (EBI) controller provides for SDRAM, ROM/SRAM, flash memory and I/O devices. The system manager includes an internal 32-bit system bus arbiter and a PLL clock controller. With a wide range of serial communication and Ethernet interfaces, the W90N745 is suitable for communication gateways as well as many other general purpose applications. -1- Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 2. FEATURES Architecture * * * * Fully 16/32-bit RISC architecture Little/Big-Endian mode supported Efficient and powerful ARM7TDMI core Cost-effective JTAG-based debug solution External Bus Interface * * * * * 8/16-bit external bus support for ROM/SRAM, flash memory, SDRAM and external I/Os Support for SDRAM Programmable access cycle (0-7 wait cycle) Four-word depth write buffer for SDRAM write data Cost-effective memory-to-peripheral DMA interface Instruction and Data Cache * * * * Two-way, set-associative, 4K-byte I-cache and 4K-byte D-cache Support for LRU (Least Recently Used) protocol Cache can be configured as internal SRAM Support cache lock function Ethernet MAC Controller * * * * * * * * * * * * DMA engine with burst mode MAC Tx/Rx buffers (256 bytes Tx, 256 bytes Rx) Data alignment logic Endian translation 100/10 Mbit per second operation Full compliance with IEEE standard 802.3 RMII interface only Station Management Signaling On-chip CAM (up to 16 destination addresses) Full-duplex mode with PAUSE feature Long/short packet modes PAD generation -2- W90N745CD/W90N745CDG DMA Controller * * * * 2-channel general DMA for memory-to-memory data transfers without CPU intervention Initialed by a software or external DMA request Increments or decrements a source or destination address in 8-bit, 16-bit or 32-bit data transfers 4-data burst mode UART * * * * * * * * * Four UART (serial I/O) blocks with interrupt-based operation Support for 5-bit, 6-bit, 7-bit or 8-bit serial data transmit and receive Programmable baud rates 1, 1/2 or 2 stop bits Odd or even parity Break generation and detection Parity, overrun and framing error detection X16 clock mode UART1 supports Bluetooth, and UART2 supports IrDA1.0 SIR Timers * * * Two programmable 24-bit timers with 8-bit pre-scaler One programmable 20 bit with selectable additional 8-bit prescaler watchdog timer One-shot mode, periodical mode or toggle mode operation Programmable I/Os * * * 31 programmable I/O ports Pins individually configurable to input, output or I/O mode for dedicated signals I/O ports are configurable for multiple functions Advanced Interrupt Controller * * * * * * 24 interrupt sources, including 4 external interrupt sources Programmable normal or fast interrupt mode (IRQ, FIQ) Programmable as either edge-triggered or level-sensitive for 4 external interrupt sources Programmable as either low-active or high-active for 4 external interrupt sources Priority methodology is encoded to allow for interrupt daisy-chaining Automatically mask out the lower priority interrupt during interrupt nesting -3- Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USB Host Controller * * * * * USB 1.1 compliant Compatible with Open HCI 1.0 specification Supports low-speed and full speed devices Build-in DMA for real time data transfer Two on-chip USB transceivers with one optionally shared with USB device controller USB Device Controller * * USB 1.1 compliant Support four USB endpoints including one control endpoint and 3 configurable endpoints for rich USB functions Two PLLs * * * * * The external clock can be multiplied by on-chip PLL to provide high frequency system clock The input frequency range is 3-30MHz; 15MHz is preferred. One PLL for both CPU and USB host/device controller One PLL for audio IS 12.288/16.934MHz clock source Programmable clock frequency 4-Channel PWM * * * * * Four 16-bit timers with PWM Two 8-bit pre-scalers & Two 4-bit dividers Programmable duty control of output waveform (PWM) Auto reload mode or one-shot pulse mode Dead-zone generator 2 I C Master * * * * * * * * * * 2-channel I2C Compatible with Philips I2C standard, support master mode only Support multi master operation Clock stretching and wait state generation Provide multi-byte transmit operation, up to 4 bytes can be transmitted in a single transfer Software programmable acknowledge bit Arbitration lost interrupt, with automatic transfer cancellation Start/Stop/Repeated Start/Acknowledge generation Start/Stop/Repeated Start detection Bus busy detection -4- W90N745CD/W90N745CDG * * Supports 7 bit addressing mode Software mode I2C Universal Serial Interface (USI) * * * * * * * * * 1-channel USI Support USI (Microwire/SPI) master mode Full duplex synchronous serial data transfer Variable length of transfer word up to 32 bits Provide burst mode operation, transmit/receive can be executed up to four times in one transfer MSB or LSB first data transfer Rx and Tx on both rising or falling edge of serial clock independently Two slave/device select lines Fully static synchronous design with one clock domain 2-Channel AC97/IS Audio Codec Host Interface * * * * AHB master port and an AHB slave port are offered in audio controller. Always 8-beat incrementing burst Always bus lock when 8-beat incrementing burst When reach middle and end address of destination address, a DMA_IRQ is requested to CPU automatically KeyPad Scan Interface * * * * Scan up to 16 rows by 8 columns with an external 4 to 16 decoder and 4x8 array without auxiliary component Programmable debounce time One or two keys scan with interrupt and three keys reset function. Wakeup CPU from IDEL/Power Down mode PS2 Host Interface * * * APB slave consisted of PS2 protocol. Connect IBM keyboard or bar-code reader through PS2 interface. Provide hardware scan code to ASCII translation -5- Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Power management * * * * Programmable clock enables for individual peripheral IDLE mode to halt ARM core and keep peripheral working Power-Down mode to stop all clocks included external crystal oscillator. Exit IDLE by all interrupts Exit Power-Down by keypad,USB device and external interrupts Operation Voltage Range * * 3.0 ~ 3.6 V for IO buffer 1.62 ~ 1.98 V for core logic Operation Temperature Range * TBD Operating Frequency * Up to 80 MHz Package Type * 128-pin LQFP -6- W90N745CD/W90N745CDG 3. PIN DIAGRAM Figure 3.1 Pin Diagram -7- Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 4. PIN ASSIGNMENT Table 4.1 W90N745 Pins Assignment PIN NAME 128-PIN LQFP Clock & Reset EXTAL (15M) XTAL (15M) nRESET JTAG Interface TMS TDI TDO TCK nTRST External Bus Interface A [20:0] D [15:0] nWBE [1;0] / SDQM [1:0] nSCS [1:0] nSRAS nSCAS MCKE nSWE MCLK nWAIT / GPIO [30] / nIRQ [3] nBTCS nECS [3:0] nOE ( 3 pins ) 40 41 25 ( 5 pins ) 33 34 35 36 37 ( 53 pins ) 89-86,84-82,80-77,75-71,69-65 110-111,113-116,118-122,124-128 108,107 100,99 101 102 98 106 104 96 97 90,92-94 95 -8- W90N745CD/W90N745CDG Table 4.1 W90N745 Pins Assignment, continued PIN NAME 128-PIN LQFP Ethernet Interface PHY_MDC / GPIO [29] / KPROW [1] PHY_MDIO / GPIO [28] / KPROW [0] PHY_TXD [1:0] / GPIO [27:26] / KPCOL [7:6] PHY_TXEN / GPIO [25] / KPCOL [5] PHY_REFCLK / GPIO [24] / KPCOL [4] PHY_RXD [1:0] / GPIO [23:22] / KPCOL [3:2] PHY_CRSDV / GPIO [21] / KPCOL [1] PHY_RXERR / GPIO [20] / KPCOL [0] AC97/IS/PWM/UART3 AC97_nRESET / IS_MCLK / GPIO [0] / nIRQ [2] / USB_PWREN ( 10 pins ) 64 63 62,60 59 58 57,55 54 53 ( 5 pins ) 44 -9- Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Table 4.1 W90N745 Pins Assignment, continued PIN NAME 128-PIN LQFP AC97/IS/PWM/UART3 AC97_DATAI / IS_DATAI / PWM [0] / DTR3 / GPIO [1] AC97_DATAO / IS_DATAO / PWM [1] / DSR3 / GPIO [2] AC97_SYNC / IS_LRCLK / PWM [2] / TXD3 / GPIO [3] AC97_BITCLK / IS_BITCLK / PWM [3] / RXD3 GPIO [4] USB Interface DP0 DN 0 DP1 DN1 Miscellaneous nIRQ [1] / GPIO [17] / USB_OVRCUR nIRQ [0] / GPIO [16] nWDOG / GPIO [15] / USB_PWREN TEST ( 5 pins ) 45 46 47 48 ( 4 pins ) 7 6 2 3 ( 7 pins ) 32 31 38 26 - 10 - W90N745CD/W90N745CDG Table 4.1 W90N745 Pins Assignment, continued PIN NAME 128-PIN LQFP I C/USI(SPI/MW) SCL0 / SFRM / TIMER0 / GPIO [11] SDA0 / SSPTXD / TIMER1 / GPIO [12] SCL1 / SCLK / GPIO [13] / KPROW [3] SDA1 / SSPRXD / GPIO [14] / KPROW [2] UART0/UART1/UART2/PS2 TXD0 / GPIO [5] RXD0 / GPIO [6] TXD1 / GPIO [7] RXD1 / GPIO [8] CTS1 / TXD2(IrDA) / PS2_CLK / GPIO [9] RTS1 / RXD2(IrDA) / PS2_DATA / GPIO [10] 2 ( 4 pins ) 17 18 19 20 ( 6 pins ) 10 11 12 13 14 15 - 11 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Table 4.1 W90N745 Pins Assignment, continued PIN NAME 128-PIN LQFP XDMA nXDREQ / GPIO [19] / nXDACK / GPIO [18] / Power/Ground VDD18 VSS18 VDD33 VSS33 USBVDD USBVSS PLLVDD18 PLLVSS18 ( 2 pins ) 51 52 ( 36 pins ) 21,43,49,85,112 22,50,81,109 9,23,42,61,76,103,117 16,24,39,56,70,91,105,123 1,8 4,5 27,30 28,29 - 12 - W90N745CD/W90N745CDG 5. PIN DESCRIPTION Table 5.1 W90N745 Pins Description PIN NAME Clock & Reset IO TYPE I O IS IUS IUS O IDS IUS O IOS IOS IOS O O O O O O DESCRIPTION 15MHz External Clock / Crystal Input 15MHz Crystal Output System Reset, active-low JTAG Test Mode Select, internal pull-up with 70K ohm JTAG Test Data in, internal pull-up with 70K ohm JTAG Test Data out JTAG Test Clock, internal pull-down with 58K ohm JTAG Reset, active-low, internal pull-up with 70K ohm Address Bus (MSB) of external memory and IO devices. Address Bus of external memory and IO devices. Data Bus (LSB) of external memory and IO device. Write Byte Enable for specific device (nECS [1:0]). Data Bus Mask signal for SDRAM (nSCS [1:0]), active-low. SDRAM chip select for two external banks, active-low. Row Address Strobe for SDRAM, active-low. Column Address Strobe for SDRAM, active-low. SDRAM Clock Enable, active-high SDRAM Write Enable, active-low System Master Clock Out, SDRAM clock, output with slew-rate control External Wait, active-low. This pin indicates that the external devices need more active cycle during access operation. General Programmable In/Out Port GPIO[30]. If memory and IO devices in EBI do not need wait request, it can be configured as GPIO[30] or nIRQ3. ROM/Flash Chip Select, active-low. External I/O Chip Select, active-low. ROM/Flash, External Memory Output Enable, active-low. EXTAL (15M) XTAL (15M) nRESET JTAG Interface TMS TDI TDO TCK nTRST External Bus Interface A [20:18] A [17:0] D [15:0] nWBE [1:0] / SDQM [1:0] nSCS [1:0] nSRAS nSCAS MCKE nSWE MCLK nWAIT / GPIO[30] / nIRQ3 nBTCS nECS [3:0] nOE IUS O IO O - 13 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Table 5.1 W90N745 Pins Description, continued PIN NAME Ethernet Interface PHY_MDC / GPIO [29] / KPROW [1] PHY_MDIO / GPIO [28] / KPROW [0] PHY_TXD [1:0] / GPIO [27:26] / KPCOL [7:6] PHY_TXEN / IO TYPE DESCRIPTION RMII Management Data Clock for Ethernet. It is the reference clock of MDIO. Each MDIO data will be latched at the rising edge of MDC clock. General Programmable In/Out Port [29] Keypad ROW[1] scan output. RMII Management Data I/O for Ethernet. It is used to transfer RMII control and status information between PHY and MAC. General Programmable In/Out Port [28] Keypad ROW[0] scan output. 2-bit Transmit Data bus for Ethernet. General programmable In/Out Port [27:26] Keypad column input [7:6], active low PHY_TXEN shall be asserted synchronously with the first 2-bit of the preamble and shall remain asserted while all di-bits to be transmitted are presented. Of course, it is synchronized with PHY_REFCLK. General Programmable In/Out Port [25] Keypad column input [5], active low Reference Clock. The clock shall be 50MHz +/- 50 ppm with minimum 35% duty cycle at high or low state. General Programmable In/Out port [24] Keypad column input [4], active low 2-bit Receive Data bus for Ethernet. General Programmable In/Out Port [23:22] Keypad column input [3:2], active low Carrier Sense / Receive Data Valid for Ethernet. The PHY_CRSDV shall be asserted by PHY when the receive medium is non-idle. Loss of carrier shall result in the de-assertion of PHY_CRSDV synchronous to the cycle of PHY_REFCLK, and only on 2-bit receive data boundaries. General Programmable In/Out port [21] Keypad column input [1], active low Receive Data Error for Ethernet. It indicates a data error detected by PHY.The assertion should be lasted for longer than a period of PHY_REFCLK. When PHY_RXERR is asserted, the MAC will report a CRC error. General programmable In/Out port [20] Keypad column input [0], active low IOU IO IOU IOU GPIO [25] / KPCOL [5] PHY_REFCLK / GPIO [24] / KPCOL [4] PHY_RXD [1:0] / GPIO [23:22] / KPCOL [3:2] PHY_CRSDV / IOS IOS IOS GPIO [21] / KPCOL [1] PHY_RXERR / IOS GPIO [20] / KPCOL [0] - 14 - W90N745CD/W90N745CDG Table 5.1 W90N745 Pins Description, continued PIN NAME IO TYPE DESCRIPTION AC97 CODEC Host Interface RESET Output. IS CODEC Host Interface System Clock Output. General Purpose In/Out port [0] External interrupt request. USB host power enable output AC97 CODEC Host Interface Data Input. IS CODEC Host Interface Data Input. PWM Channel 0 output. Data Terminal Ready for UART3. General Purpose In /Out port [1] AC97 CODEC Host Interface Data Output. IS CODEC Host Interface Data Output. PWM Channel 1 output. Data Set Ready for UART3. General Purpose In/Out port [2] AC97 CODEC Host Interface Synchronous Pulse Output. IS CODEC Host Interface Left/Right Channel Select Clock. PWM Channel 2 output. Transmit Data for UART3. General Purpose In/Out port [3] AC97 CODEC Host Interface Bit Clock Input. IS CODEC Host Interface Bit Clock. PWM Channel 3 output. Receive Data for UART3. General Purpose In/Out port [4]. Differential Positive USB IO signal Differential Negative USB IO signal Differential Positive USB IO signal Differential Negative USB IO signal External Interrupt Request AC97/IS/PWM/UART3 AC97_nRESET / IS_MCLK / IOU GPIO [0] / nIRQ [2] / USB_PWREN AC97_DATAI / IS_DATAI / IOU PWM [0] / DTR3 / GPIO [1] AC97_DATAO / IS_DATAO / PWM [1] / DSR3 / GPIO [2] AC97_SYNC / IS_LRCLK / PWM [2] / TXD3 / GPIO [3] AC97_BITCLK / IS_BITCLK / PWM [3] / RXD3 / GPIO [4] USB Interface DP0 DN0 DP1 DN1 Miscellaneous nIRQ [1:0] / GPIO [17:16] / USB_OVRCUR nWDOG / GPIO [15] / USB_PWREN TEST IOU IDS IOU IOU IOS IO IO IO IO IOU General Purpose I/O nIRQ1 is used as USB host over-current detection input Watchdog Timer Timeout Flag and Keypad 3-keys reset output, active low General Purpose In/output USB host power switch enable output This test pin must be short to ground or left unconnected - 15 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Table 5.1 W90N745 Pins Description, continued PIN NAME I C/USI 2 IO TYPE 2 DESCRIPTION I C Serial Clock Line 0. USI Serial Frame. Timer0 time out output. General Purpose In/Out port [11]. I C Serial Data Line 0 USI Serial Transmit Data Timer1 time out output General Purpose In/Out port [12] I C Serial Clock Line 1 USI Serial Clock General Purpose In/Out port [13] Keypad row scan output [3] I C Serial Data Line 1 USI Serial Receive Data General Purpose In/Out port [14] Keypad scan output [2] UART0 Transmit Data. General Purpose In/Out [5] UART0 Receive Data. General Purpose In/Out [6] UART1 Transmit Data. General Purpose In/Out [7] UART1 Receive Data. General Purpose In/Out [8] UART1 Clear To Send for Bluetooth application UART2 Transmit Data supporting SIR IrDA. PS2 Interface Clock Input/Output General Purpose In/Out [9] UART1 Request To Send for Bluetooth application UART2 Receive Data supporting SIR IrDA. PS2 Interface Bi-Directional Data Line. General Purpose In/Out [10] External DMA Request. General Purpose In/Out [19] External DMA Acknowledgement. General Purpose In/Out [18] 2 2 2 SCL0 / SFRM / TIMER0 / GPIO [11] SDA0 / SSPTXD / TIMER1 / GPIO [12] SCL1 / SCLK / GPIO [13] / KPROW [3] SDA1 / SSPRXD / GPIO [14] / KPROW [2] IOU IOU IOU IDU UART0/UART1/UART2 TXD0 / IOU GPIO [5] RXD0 / IOU GPIO [6] TXD1 / IOU GPIO [7] RXD1 / IOU GPIO [8] CTS1/ TXD2(IrDA) / IOU PS2_CLK / GPIO [9] RTS1/ RXD2(IrDA) / IOU PS2_DATA / GPIO [10] XDMA nXDREQ / IO GPIO [19] / nXDACK / IO GPIO [18] / - 16 - W90N745CD/W90N745CDG Table 5.1 W90N745 Pins Description, continued PIN NAME IO TYPE DESCRIPTION Power/Ground VDD18 VSS18 VDD33 VSS33 USBVDD USBVSS DVDD18 DVSS18 AVDD18 AVSS18 P G P G P G P G P G Core Logic power (1.8V) Core Logic ground (0V) IO Buffer power (3.3V) IO Buffer ground (0V) USB power (3.3V) USB ground (0V) PLL Digital power (1.8V) PLL Digital ground (0V) PLL Analog power (1.8V) PLL Analog ground (0V) - 17 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Table 5.2 W90N745 128-pin LQFP Multi-function List PIN NO. DEFAULT FUNCTION0 USBVDD DP1 DN1 USBVSS USBVSS DN0 DP0 USBVDD VDD33 FUNCTION1 - FUNCTION2 - FUNCTION3 - USB1.1 Host/Device Interface 1 2 3 4 5 6 7 8 9 USBVDD DP1 DN1 USBVSS USBVSS DN0 DP0 USBVDD VDD33 UART[2:0]/PS2 Interface 10 11 12 13 14 15 16 GPIO[5] GPIO[6] GPIO[7] GPIO[8] GPIO[9] GPIO[10] VSS33 GPIO[5] GPIO[6] GPIO[7] GPIO[8] GPIO[9] GPIO[10] VSS33 I C/USI Interface 17 18 19 20 21 22 23 24 GPIO[11] GPIO[12] GPIO[13] GPIO[14] VDD18 VSS18 VDD33 VSS33 GPIO[11] GPIO[12] GPIO[13] GPIO[14] VDD18 VSS18 VDD33 VSS33 I C_SCL0 I C_SDA0 I C_SCL1 I C_SDA1 2 2 2 2 2 UART_TXD0 UART_RXD0 UART_TXD1 UART_RXD1 UART_TXD2 UART_RXD2 - UART_CTS1 UART_RTS1 - PS2_CLK PS2_DATA - SSP_FRAM SSP_TXD SSP_SCLK SSP_RXD - TIMER0 TIMER1 KPI_ROW[3] KPI_ROW[2] - System Reset & TEST 25 26 nRESET TEST nRESET TEST - - 18 - W90N745CD/W90N745CDG Table 5.2 W90N745 128-pin LQFP Multi-function List, continued PLL Power/Ground 27 28 29 30 PLL_VDD18 PLL_VSS18 PLL_VSS18 PLL_VDD18 PLL_VDD18 PLL_VSS18 PLL_VSS18 PLL_VDD18 - External IRQ[1:0]/USB Over Current 31 32 GPIO[16] GPIO[17] GPIO[16] GPIO[17] nIRQ [0] nIRQ [1] JTAG Interface 33 34 35 36 37 TMS TDI TDO TCK nTRST TMS TDI TDO TCK nTRST USB_OVRCUR - WatchDog/USB Power Enable 38 39 GPIO[15] VSS33 GPIO[15] VSS33 System Clock 40 41 42 43 EXTAL(15M) XTAL(15M) VDD33 VDD18 EXTAL(15M) XTAL(15M) VDD33 VDD18 nWDOG USB_PWREN - - 19 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Table 5.2 W90N745 128-pin LQFP Multi-function List, continued PIN NO. DEFAULT FUNCTION0 FUNCTION1 AC97_nRESET FUNCTION2 FUNCTION3 AC97/IS/PWM/UART3 Interface 44 GPIO[0] GPIO[0] or ISMCLK AC97_DATAI 45 GPIO[1] GPIO[1] or ISDATAI AC97_DATAO 46 GPIO[2] GPIO[2] or ISDATAO AC97_SYNC 47 GPIO[3] GPIO[3] or ISLRCLK AC97_BITCLK 48 GPIO[4] GPIO[4] VDD18 VSS18 XDMAREQ 51 52 GPIO[19] GPIO[18] GPIO[19] GPIO[18] nXDREQ nXDACK or ISBITCLK 49 50 VDD18 VSS18 PWM3 UART_RXD3 PWM2 UART_TXD3 PWM1 UART_DSR3 PWM0 UART_DTR3 nIRQ [2] USB_PWREN Ethernet RMII/KeyPad Interface 53 54 55 56 57 58 59 60 61 62 63 64 GPIO[20] GPIO[21] GPIO[22] VSS33 GPIO[23] GPIO[24] GPIO[25] GPIO[26] VDD33 GPIO[27] GPIO[28] GPIO[29] GPIO[20] GPIO[21] GPIO[22] VSS33 GPIO[23] GPIO[24] GPIO[25] GPIO[26] VDD33 GPIO[27] GPIO[28] GPIO[29] PHY_RXERR PHY_CRSDV PHY_RXD[0] PHY_RXD[1] PHY_REFCLK PHY_TXEN PHY_TXD[0] PHY_TXD[1] PHY_MDIO PHY_MDC KPI_COL[0] KPI_COL[1] KPI_COL[2] KPI_COL[3] KPI_COL[4] KPI_COL[5] KPI_COL[6] KPI_COL[7] KPI_ROW[0] KPI_ROW[1] - - 20 - W90N745CD/W90N745CDG Table 5.2 W90N745 128-pin LQFP Multi-function List, continued PIN NO. DEFAULT FUNCTION0 FUNCTION1 FUNCTION2 FUNCTION3 Memory Address/Data/Control 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 A[0] A[1] A[2] A[3] A[4] VSS33 A[5] A[6] A[7] A[8] A[9] VDD33 A[10] A[11] A[12] A[13] VSS18 A[14] A[15] A[16] VDD18 A[17] A[18] A[19] A[20] nECS[3] VSS33 A[0] A[1] A[2] A[3] A[4] VSS33 A[5] A[6] A[7] A[8] A[9] VDD33 A[10] A[11] A[12] A[13] VSS18 A[14] A[15] A[16] VDD18 A[17] A[18] A[19] A[20] nECS[3] VSS33 - - 21 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Table 5.2 W90N745 128-pin LQFP Multi-function List, continued PIN NO. DEFAULT FUNCTION0 FUNCTION1 FUNCTION2 FUNCTION3 Memory Address/Data/Control 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 nECS[2] nECS[1] nECS[0] nOE nWAIT nBTCS MCKE nSCS[0] nSCS[1] nSRAS nSCAS VDD33 MCLK VSS33 nSWE nWBE/SDQM[0] nWBE/SDQM[1] VSS18 D[15] D[14] VDD18 D[13] D[12] D[11] D[10] VDD33 D[9] D[8] D[7] nECS[2] nECS[1] nECS[0] nOE GPIO[30] nBTCS MCKE nSCS[0] nSCS[1] nSRAS nSCAS VDD33 MCLK VSS33 nSWE nWBE or SDQM[0] nWBE or SDQM[1] VSS18 D[15] D[14] VDD18 D[13] D[12] D[11] D[10] VDD33 D[9] D[8] D[7] nWAIT nIRQ [3] - - 22 - W90N745CD/W90N745CDG Table 5.2 W90N745 128-pin LQFP Multi-function List, continued PIN NO. DEFAULT FUNCTION0 FUNCTION1 FUNCTION2 FUNCTION3 Memory Address/Data/Control 121 122 123 124 125 126 127 128 D[6] D[5] VSS33 D[4] D[3] D[2] D[1] D[0] D[6] D[5] VSS33 D[4] D[3] D[2] D[1] D[0] - - 23 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6. FUNCTIONAL DESCRIPTION 6.1 ARM7TDMI CPU CORE The ARM7TDMI CPU core is a member of the Advanced RISC Machines (ARM) family of generalpurpose 32-bit microprocessors, which offer high performance for very low power consumption. The architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of micro-programmed Complex Instruction Set Computers. Pipelining is employed so that all parts of the processing and memory systems can operate continuously. The high instruction throughput and impressive real-time interrupt response are the major benefits. The ARM7TDMI CPU core has two instruction sets: (1) The standard 32-bit ARM set (2) A 16-bit THUMB set The THUMB set's 16-bit instruction length allows it to approach twice the density of standard ARM core while retaining most of the ARM's performance advantage over a traditional 16-bit processor using 16-bit registers. THUMB instructions operate with the standard ARM register configuration, allowing excellent interoperability between ARM and THUMB states. Each 16-bit THUMB instruction has a corresponding 32-bit ARM instruction with the same effect on the processor model. ARM7TDMI CPU core has 31 x 32-bit registers. At any one time, 16 sets are visible; the other registers are used to speed up exception processing. All the register specified in ARM instructions can address any of the 16 registers. The CPU also supports 5 types of exception, such as two levels of interrupt, memory aborts, attempted execution of an undefined instruction and software interrupts. A[31:0] Address Register Incrementer Bus Scan Control Address Incrementer Register Bank (31 x 32-bit registers) (6 status registers) B Bus PC Bus Instruction Decoder Control Logic 32 x8 Multiplier ALU Bus A Bus Barrel Shifter Instruction Pipeline Read Data Register Thumb Instruction Decoder Writer Data Register 32-bit ALU D[31:0] Figure 6.1.1 ARM7TDMI CPU Core Block Diagram - 24 - W90N745CD/W90N745CDG 6.2 6.2.1 System Manager Overview System memory map Data bus connection with external memory Product identifier register Bus arbitration PLL module Clock select and power saving control register Power-On setting The W90N745 system manager has the following functions. 6.2.2 System Memory Map W90N745 provides 2G bytes cacheable address space and the other 2G bytes are non-cacheable. The On-Chip Peripherals bank is on 1M bytes top of the space (0xFFF0_0000 - 0xFFFF_FFFF) and the OnChip RAM bank's start address is 0xFFE0.0000, the other banks can be located anywhere (cacheable space:0x0000_0000~0x7FDF_FFFF if Cache ON; non-cacheable space: 0x8000_0000~0xFFDF_FFFF). The size and location of each bank is determined by the register settings for "current bank base address pointer" and "current bank size". Please note that when setting the bank control registers, the address boundaries of consecutive banks must not overlap. Except On-Chip Peripherals and On-Chip RAM, the start address of each memory bank is not fixed. You can use bank control registers to assign a specific bank start address by setting the bank's base pointer (13 bits). The address resolution is 256K bytes. The bank's start address is defined as "base pointer << 18" and the bank's size is "current bank size". In the event of an access requested to an address outside any programmed bank size, an abort signal is generated. The maximum accessible memory size of each external IO bank is 4M bytes (by word format), and 64M bytes on each SDRAM bank. - 25 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 0x7FFF_FFFF 512KB (Fixed) 0x7FF8.0000 512KB (Fixed) 0x7FF0_0000 RESERVED RESERVED RESERVED 0xFFFF_FFFF 512KB (Fixed) 0xFFF8_0000 512KB (Fixed) 0xFFF0_0000 On-Chip APB Peripherals On-Chip AHB Peripherals RESERVED 8KB 0x7FE0_0000 RESERVED External I/O Bank 3 256 KB - 4MB 8KB 0xFFE0_0000 On-Chip RAM 4KB,4KB External I/O Bank 3 256 KB - 4MB External I/O Bank 2 256 KB - 4MB External I/O Bank 2 256 KB - 4MB External I/O Bank 1 256 KB - 4MB EBI Space EBI Space External I/O Bank 1 256 KB - 4MB External I/O Bank 0 256 KB - 4MB External I/O Bank 0 256 KB - 4MB SDRAM Bank 1 2MB - 64MB SDRAM Bank 1 2MB - 64MB SDRAM Bank 0 2MB - 64MB SDRAM Bank 0 2MB - 64MB ROM/FLASH 0x0000 _0000 256 KB - 4MB 0x8000 _0000 ROM/FLASH 256 KB - 4MB Figure 6.2.1 System Memory Map - 26 - W90N745CD/W90N745CDG Table 6.2.1 On-Chip Peripherals Memory Map BASE ADDRESS DESCRIPTION AHB Peripherals 0xFFF0_0000 0xFFF0_0004 0xFFF0_0008 0xFFF0_000C 0xFFF0_0010 0xFFF0_0014 0xFFF0_0020 0xFFF0_0024 0xFFF0_0028 0xFFF0_0030 0xFFF0_1000 0xFFF0_1004 0xFFF0_1008 0xFFF0_1018 0xFFF0_2000 0xFFF0_3000 0xFFF0_4000 0xFFF0_5000 0xFFF0_6000 0xFFF0_9000 0xFFF8_0000 0xFFF8_0100 0xFFF8_0200 0xFFF8_0300 0xFFF8_1000 0xFFF8_2000 0xFFF8_3000 0xFFF8_6000 0xFFF8_6100 0xFFF8_6200 0xFFF8_7000 0xFFF8_8000 0xFFF8_9000 Product Identifier Register (PDID) Arbitration Control Register (ARBCON) PLL Control Register 0(PLLCON0) Clock Select Register (CLKSEL) PLL Control Register 1 (PLLCON1) Audio IS Clock Control Register (ISCKCON) IRQ Wakeup Control Register (IRQWAKEUPCON) IRQ Wakeup Flag Register (IRQWAKEFLAG) Power Manager Control Register (PMCON) USB Transceiver Control Register (USBTXRCON) EBI Control Register (EBICON) Control Registers ROM/FLASH (ROMCON) Control Registers SDRAM bank 0 - 1 Control Registers External I/O 0 - 3 Control Registers Cache Controller Control Registers Ethernet MAC Controller Control Registers GDMA 0 - 1 Control Registers USB Host Controller Control Registers USB Device Controller Control Registers AC97/IS Controller Control Registers APB Peripherals UART 0 (Tx, RX for console) UART 1 (Tx, Rx, for bluetooth) UART 2 (bluetooth CTS, RTS/ IrDA Tx, Rx) UART 3 (micro-print DTR, DTS, Tx, Rx) Timer 0 - 1, WDOG Timer Interrupt Controller GPIO I2C-0 Control Registers I2C-1 Control Registers USI Control Registers Pulse Width Modulation (PWM) Control Registers KeyPad Interface Control Register (KPI) PS2 Control Registers - 27 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.2.3 Address Bus Generation The W90N745 address bus generation is depended on the required data bus width of each memory bank. The data bus width is determined by DBWD bits in each bank's control register. The maximum accessible memory size of each external IO bank is 4M bytes. Table 6.2.2 Address Bus Generation Guidelines DATA BUS WIDTH EXTERNAL ADDRESS PINS A [20:0] MAXIMUM ACCESSIBLE MEMORY SIZE 8-bit 16-bit A20 - A0 (Internal) A21 - A1 (Internal) 2M bytes 2M half-words 6.2.4 Data Bus Connection with External Memory 6.2.4.1. Memory formats The W90N745 can be configured as big endian or little endian mode by pull up or down the external data bus D14 pin. If D14 is pull up, then it is a little endian mode, otherwise, it is a big endian mode. Little endian In little endian format, the lowest addressed byte in a word is considered the least significant byte of the word and the highest addressed byte is the most significant. So the byte at address 0 of the memory system connects to data lines 7 through 0. For a word aligned address A, Figure 6.2.2 shows how the half-word at addresses A and A+2, and the bytes at addresses A, A+1, A+2, and A+3 map on to each other when D14 pin is High. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Half-word at address A Half-word at address A+2 Byte at address A+1 Byte at address A+3 Byte at address A Byte at address A+2 Figure 6.2.2 Little endian addresses of bytes and half-words within half words - 28 - W90N745CD/W90N745CDG Big endian In Big endian format, the W90N745 stores the most significant byte of a word at the lowest numbered byte, and the least significant byte at the highest-numbered byte. So the byte at address 0 of the memory system connects to data lines 31 through 24. For a word aligned address A, Figure 6.2.3 shows how the half-word at addresses A and A+2, and the bytes at addresses A, A+1, A+2, and A+3 map on to each other when the D14 pin is Low. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Half-word at address A Half-word at address A+2 Byte at address A Byte at address A+2 Byte at address A+1 Byte at address A+3 Figure 6.2.3 Big endian addresses of bytes and half-words within half words 6.2.4.2. Connection of External Memory with Various Data Width The system diagram for W90N745 connecting with the external memory is shown in Figure 6.2.4. Below tables (Table 6.2.3 through Table 6.2.14) show the program/data path between CPU register and the external memory using little / big endian and word/half-word/byte access. Figure 6.2.4 Address/Data bus connection with external memory - 29 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Figure 6.2.5 CPU registers Read/Write with external memory Table 6.2.3 and Table 6.2.4 Using big-endian and word access, Program/Data path between register and external memory WA = Address whose LSB is 0,4,8,C X = Don't care nWBE [1-0] / SDQM [1-0] = A means active and U means inactive Table 6.2.3 Word access write operation with Big Endian ACCESS OPERATION XD WIDTH Bit Number CPU Reg Data SA Bit Number SD Bit Number ED XA nWBE [1-0] / SDQM [1-0] Bit Number XD Bit Number Ext. Mem Data Timing Sequence WRITE OPERATION (CPU REGISTER HALF WORD 31 0 ABCD WA 31 0 AB CD 15 0 15 0 AB CD WA WA+2 AA 15 0 AB 15 0 AB 1st write AA 15 0 CD 15 0 CD 2nd write EXTERNAL MEMORY) BYTE 31 0 ABCD WA 31 0 ABCD 70 70 B C WA+1 WA+2 XA 70 B 70 B 2nd write XA 70 C 70 C 3rd write 70 A WA XA 70 A 70 A 1st write 70 D WA+3 XA 70 D 70 D 4th write - 30 - W90N745CD/W90N745CDG Table 6.2.4 Word access read operation with Big Endian ACCESS OPERATION XD WIDTH Bit Number CPU Reg Data SA Bit Number SD Bit Number ED XA SDQM [1-0] Bit Number XD Bit Number Ext. Mem Data Timing Sequence READ OPERATION (CPU REGISTER HALF WORD 31 0 CDAB WA 31 0 CD AB 31 0 31 0 CD XX CD AB WA AA 15 0 CD 15 0 CD 1st read WA+2 AA 15 0 AB 15 0 AB 2nd read EXTERNAL MEMORY) BYTE 31 0 DCBA WA 31 0 DCBA 31 0 31 0 DCXX DCBX WA+1 XA 70 C 70 C 2nd read WA+2 XA 70 B 70 B 3rd read 31 0 DXXX WA XA 70 D 70 D 1st read 31 0 DCBA WA+3 XA 70 A 70 A 4th read Table 6.2.5 and Table 6.2.6 Using big-endian and half-word access, Program/Data path between register and external memory. HA = Address whose LSB is 0,2,4,6,8,A,C,E X = Don't care nWBE [1-0] / SDQM [1-0] = A means active and U means inactive Table 6.2.5 Half-word access write operation with Big Endian ACCESS OPERATION XD WIDTH Bit Number CPU Reg Data SA Bit Number SD Bit Number ED XA nWBE [1-0] / SDQM [1-0] Bit Number XD Bit Number Ext. Mem Data Timing Sequence WRITE OPERATION (CPU REGISTER HALF WORD 31 0 ABCD HA 31 0 CD CD 31 0 CD CD HA AA 15 0 CD 15 0 CD 31 0 CD CD 70 C HA XA 70 C 70 C 1st write EXTERNAL MEMORY) BYTE 31 0 ABCD HA 31 0 CD CD 70 D HA+1 XA 70 D 70 D 2nd write - 31 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Table 6.2.6 Half-word access read operation with Big Endian ACCESS OPERATION XD WIDTH Bit Number CPU Reg Data SA Bit Number SD Bit Number ED XA SDQM [1-0] Bit Number XD Bit Number Ext. Mem Data Timing Sequence READ OPERATION (CPU REGISTER HALF WORD 15 0 CD HA 15 0 CD 15 0 CD HA AA 15 0 CD 15 0 CD EXTERNAL MEMORY) BYTE 15 0 DC HA 15 0 DC 15 0 DX HA XA 70 D 70 D 1st read 15 0 DC HA+1 XA 70 C 70 C 2nd read Table 6.2.7 and Table 6.2.8 Using big-endian and byte access, Program/Data path between register and external memory. BA = Address whose LSB is 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F BAL = Address whose LSB is 0,2,4,6,8,A,C,E BAU = Address whose LSB is 1,3,5,7,9,B,D,F - 32 - W90N745CD/W90N745CDG Table 6.2.7 Byte access write operation with Big Endian ACCESS OPERATION XD WIDTH Bit Number CPU Reg Data SA Bit Number SD Bit Number ED XA nWBE [1-0] / SDQM [1-0] Bit Number XD Bit Number Ext. Mem Data Timing Sequence BAL 31 0 DDDD 15 8 D BAL AU 15 0 DX 15 8 D WRITE OPERATION (CPU REGISTER EXTERNAL MEMORY) HALF WORD 31 0 ABCD BAU 31 0 DDDD 70 D BAL UA 15 0 XD 70 D BYTE 31 0 ABCD BA 31 0 DDDD 70 D BA XA 70 D 70 D Table 6.2.8 Byte access read operation with Big Endian ACCESS OPERATION XD WIDTH Bit Number CPU Reg Data SA Bit Number SD Bit Number ED XA SDQM [1-0] Bit Number XD Bit Number Ext. Mem Data Timing Sequence 70 C BAL 70 C 70 C BAL AU 15 0 CD 15 0 CD READ OPERATION (CPU REGISTER HALF WORD 70 D BAU 70 D 15 8 D BAL UA 15 0 CD EXTERNAL MEMORY) BYTE 70 D BA 70 D 70 D BA XA 70 D 70 D - 33 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Table 6.2.9 and Table 6.2.10 Using little-endian and word access, Program/Data path between register and external memory WA = Address whose LSB is 0,4,8,C X = Don't care nWBE [1-0] / SDQM [1-0] = A means active and U means inactive Table 6.2.9 Word access write operation with little Endian ACCESS OPERATION XD WIDTH Bit Number CPU Reg Data SA Bit Number SD Bit Number ED XA nWBE [1-0] / SDQM [1-0] Bit Number XD Bit Number Ext. Mem Data Timing Sequence WRITE OPERATION (CPU REGISTER HALF WORD 31 0 ABCD WA 31 0 AB CD 15 0 CD WA AA 15 0 CD 15 0 CD 1st write 15 0 AB WA+2 AA 15 0 AB 15 0 AB 2nd write 70 D WA XA 70 D 70 D 1st write EXTERNAL MEMORY) BYTE 31 0 ABCD WA 31 0 ABCD 70 70 C B WA+1 XA 70 C 70 C 2nd write WA+2 XA 70 B 70 B 3rd write 70 A WA+3 XA 70 A 70 A 4th write Table 6.2.10 Word access read operation with Little Endian ACCESS OPERATION XD Width Bit Number CPU Reg Data SA Bit Number SD Bit Number ED XA SDQM [1-0] Bit Number XD Bit Number Ext. Mem Data Timing Sequence READ OPERATION (CPU REGISTER Half Word 31 0 ABCD WA 31 0 AB CD 31 0 31 0 XX CD AB CD WA AA 15 0 CD 15 0 CD 1st write WA+2 AA 15 0 AB 15 0 AB 2nd write EXTERNAL MEMORY) Byte 31 0 ABCD WA 31 0 ABCD 31 0 31 0 XXCD XBCD WA+1 XA 70 C 70 C 2nd write WA+2 XA 70 B 70 B 3rd write 31 0 XXXD WA XA 70 D 70 D 1st write 31 0 ABCD WA+3 XA 70 A 70 A 4th write - 34 - W90N745CD/W90N745CDG Table 6.2.11 and Table 6.2.12 Using little-endian and half-word access, Program/Data path between register and external memory. HA = Address whose LSB is 0,2,4,6,8,A,C,E X = Don't care nWBE [1-0] / SDQM [1-0] = A means active and U means inactive Table 6.2.11 Half-word access write operation with little Endian ACCESS OPERATION XD Width Bit Number CPU Reg Data SA Bit Number SD Bit Number ED XA nWBE [1-0] / SDQM [1-0] Bit Number XD Bit Number Ext. Mem Data Timing Sequence WRITE OPERATION (CPU REGISTER Half Word 31 0 ABCD HA 31 0 CD CD 31 0 CD CD HA AA 15 0 CD 15 0 CD 31 0 CD CD 70 D HA XA 70 D 70 D 1st write EXTERNAL MEMORY) Byte 31 0 ABCD HA 31 0 CD CD 70 C HA+1 XA 70 C 70 C 2nd write Table 6.2.12 Half-word access read operation with Little Endian ACCESS OPERATION XD Width Bit Number CPU Reg Data SA Bit Number SD Bit Number ED XA SDQM [1-0] Bit Number XD Bit Number Ext. Mem Data Timing Sequence READ OPERATION (CPU REGISTER Half Word 15 0 CD HA 15 0 CD 15 0 CD HA AA 15 0 CD 15 0 CD EXTERNAL MEMORY) Byte 15 0 CD HA 15 0 CD 15 0 XD HA XA 70 D 70 D 1st read 15 0 CD HA+1 XA 70 C 70 C 2nd read - 35 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Table 6.2.13 and Table 6.2.14 Using little-endian and byte access, Program/Data path between register and external memory. BA = Address whose LSB is 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F BAL = Address whose LSB is 0,2,4,6,8,A,C,E BAU = Address whose LSB is 1,3,5,7,9,B,D,F Table 6.2.13 Byte access write operation with little Endian ACCESS OPERATION XD Width Bit Number CPU Reg Data SA Bit Number SD Bit Number ED XA nWBE [1-0] / SDQM [1-0] Bit Number XD Bit Number Ext. Mem Data Timing Sequence BAL 31 0 DDDD 70 D BAL UA 15 0 XD 70 D WRITE OPERATION (CPU REGISTER Half Word 31 0 ABCD BAU 31 0 DDDD 15 8 D BAL AU 15 0 DX 15 8 D EXTERNAL MEMORY) Byte 31 0 ABCD BA 31 0 DDDD 70 D BA XA 70 D 70 D Table 6.2.14 Byte access read operation with Little Endian ACCESS OPERATION XD Width Bit Number CPU Reg Data SA Bit Number SD Bit Number ED XA SDQM [1-0] Bit Number XD Bit Number Ext. Mem Data Timing Sequence 70 D BAL 70 D 70 D BAL UA 15 0 CD 15 0 CD READ OPERATION (CPU REGISTER Half Word 70 C BAU 70 C 70 C BAL AU 15 0 CD EXTERNAL MEMORY) Byte 70 D BA 70 D 70 D BA XA 70 D 70 D - 36 - W90N745CD/W90N745CDG 6.2.5 Bus Arbitration The W90N745's internal function blocks or external devices can request mastership of the system bus and then hold the system bus in order to perform data transfers. Because the design of W90N745 bus allows only one bus master at a time, a bus controller is required to arbitrate when two or more internal units or external devices simultaneously request bus mastership. When bus mastership is granted to an internal function block or an external device, other pending requests are not acknowledged until the previous bus master has released the bus. W90N745 supports two priority modes, the Fixed Priority Mode and the Rotate Priority Mode, depends on the ARBCON register PRTMOD bit setting. 6.2.5.1. Fixed Priority Mode In Fixed Priority Mode (PRTMOD=0, default value), to facilitate bus arbitration, priorities are assigned to each internal W90N745 function block. The bus controller arbitration requests for the bus mastership according to these fixed priorities. In the event of contention, mastership is granted to the function block with the highest assigned priority. These priorities are listed in Table 6.2.15. W90N745 allows raising ARM Core priority to second if an unmasked interrupt occurred. If IPEN bit, Bit 1 of the Arbitration Control Register (ARBCON), is set to "0", the priority of ARM Core is fixed to lowest. If IPEN bit is set to "1" and if no unmasked interrupt request, then the ARM Core's priority is still lowest and the IPACT=0, Bit 2 of the Arbitration Control Register (ARBCON) If there is an unmasked interrupt request, then the ARM Core's priority is raised to first and IPACT=1. If IPEN is set, an interrupt handler will normally clear IPACT at the end of the interrupt routine to allow an alternate bus master to regain the bus; however, if IPEN is cleared, no additional action need be taken in the interrupt handler. The IPACT bit can be read and written. Writing with "0", the IPACT bit is cleared, but it will be no effect as writing with "1". Table 6.2.15 Bus Priorities for Arbitration in Fixed Priority Mode BUS PRIORITY IPACT = 0 FUNCTION BLOCK IPEN = 1 AND IPACT = 1 1 (Highest) 2 3 4 5 6 7(Lowest) Audio Controller (AC97 & IS) General DMA0 General DMA1 EMC DMA USB Host USB Device ARM Core ARM Core Audio Controller (AC97 & IS) General DMA0 General DMA1 EMC DMA USB Host USB Device - 37 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.2.5.2. Rotate Priority Mode In Rotate Priority Mode (PRTMOD=1), the IPEN and IPACT bits have no function (i.e. can be ignored). W90N745 uses a round robin arbitration scheme ensures that all bus masters have equal chance to gain the bus and that a retracted master does not lock up the bus. 6.2.6 Power Management W90N745 provide three power management scenarios to reduce power consumption. The peripherals' clocks can be enabled / disabled individually by controlling the co-responding bit in CLKSEL control register. Software can turn-off the unused modules' clocks to saving the unnecessary power consumption. It also provides idle and power-down modes to reduce power consumption. Figure 6.2.6 W90N745 system clock generation diagram - 38 - W90N745CD/W90N745CDG IDLE MODE If the IDLE bit in Power Management Control Register (PMCON) is set, the ARM CORE clock source will be halted, the ARM CORE will not go forward. The AHB or APB clocks still active except the clock to cache controller and ARM are stopped. W90N745 will exit idle state when nIRQ or nFIQ from any peripheral is revived; like keypad, timer overflow interrupts and so on. The memory controller can also be forced to enter idle state if both MIDLE and IDLE bits are set. Software must switch SDRAM into self-refresh mode before forcing memory to enter idle mode. IDLE Period FOUT (PLL) HCLK idle_state MCLK (ARM) HCLK (cache) HCLK (memc) Case1. IDLE=1, PD=0, MIDLE=0 Figure 6.2.7 Clock management for system idle mode IDLE Period FOUT (PLL) HCLK idle_state MCLK (ARM) HCLK (cache) HCLK (memc) Case2. IDLE=1, PD=0, MIDLE=1 Figure 6.2.8 Clock management for system and memory idle mode - 39 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Power Down Mode This mode provides the minimum power consumption. When the W90N745 system is not working or waiting an external event, software can write PD bit "1" to turn off all the clocks includes system crystal oscillator to let ARM CORE enter sleep mode. In this state, all peripherals are also in sleep mode since the clock source is stopped. W90N745 will exit power down state when nIRQ/nFIQ is detected. W90N745 provides external interrupt nIRQ[1:0], keypad, and USB device interfaces to wakeup the system clock. 65536 clocks EXTAL HCLK idle _state pd_state wake up by pheripheral's interrupts HCLK (cache) Case3. IDLE=0, PD=1, MIDLE=0 Figure 6.2.9 Clock management for system power down mode and wake up - 40 - W90N745CD/W90N745CDG 6.2.7 Power-On Setting POWER-ON SETTING PIN After power on reset, there are eight Power-On setting pins to configure W90N745 system configuration. Internal System Clock Select Little/Big Endian Mode Select Boot ROM/FLASH Data Bus Width Default: Pull-Down in Normal Operation Default: Pull-Up in Normal Operation D15 D14 D [13:12] D9 D8 D15 pinInternal System Clock Select If pin D15 is pull-down, the external clock from EXTAL pin is served as internal system clock. If pin D15 is pull-up, the PLL output clock is used as internal system clock. D14 pinLittle/Big Endian Mode Select If pin D14 is pull-down, the external memory format is Big Endian mode. If pin D14 is pull-up, the external memory format is Little Endian mode. D [13:12] Boot ROM/FLASH Data Bus Width D [13:12] BUS WIDTH Pull-down Pull-down Pull-up Pull-up Pull-down Pull-up Pull-down Pull-up 8-bit 16-bit RESERVED RESERVED 6.2.8 PDID System Manager Control Registers Map ADDRESS R/W DESCRIPTION RESET VALUE REGISTER 0xFFF0_0000 0xFFF0_0004 0xFFF0_0008 0xFFF0_000C 0xFFF0_0010 0xFFF0_0014 R R/W R/W R/W R/W R/W R/W R/W R/W R/W Product Identifier Register Arbitration Control Register PLL Control Register 0 Clock Select Register PLL Control Register 1 Audio IS Clock Control Register IRQ Wakeup Control register IRQ wakeup Flag Register Power Manager Control Register USB Transceiver Control Register 0xX090_0745 0x0000_0000 0x0000_2F01 0x1FFF_3FX8 0x0001_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 ARBCON PLLCON0 CLKSEL PLLCON1 ISCKCON IRQWAKECON 0xFFF0_0020 IRQWAKEFLAG 0xFFFF_0024 PMCON USBTxrCON 0xFFF0_0028 0xFFF0_0030 - 41 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Product Identifier Register PDID This register is read only and lets software can use it to recognize certain characteristics of the chip ID and the version number. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PDID 31 23 15 7 0xFFF0_0000 30 22 14 6 29 21 13 5 R Product Identifier Register 28 20 12 4 CHPID 27 19 CHPID 11 CHPID 3 2 1 10 9 26 VERSION 18 17 25 0xX090_0745 24 16 8 0 PACKAGE BITS DESCRIPTION Package Type Select [31:30] PACKAGE These two bits are power-on setting latched from pin D[9:8] Package [31:30] 0 1 Version of chip The chip identifier of W90N745 is 0x090.0745 Package Type 128-pin Package [29:24] [23:0] VERSION CHIPID - 42 - W90N745CD/W90N745CDG Arbitration Control Register (ARBCON) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ARBCON 0xFFF0_0004 R/W Arbitration Control Register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 RESERVED 28 20 12 4 27 19 11 3 26 18 10 2 IPACT 25 17 9 1 IPEN 24 16 8 0 PRTMOD RESERVED RESERVED RESERVED BITS DESCRIPTION [31:3] [2] RESERVED IPACT [1] IPEN [0] PRTMOD Interrupt priority active. When IPEN="1", this bit will be set when the ARM core has an unmasked interrupt request. This bit is available only when the PRTMOD=0. Interrupt priority enable bit 0 = the ARM core has the lowest priority. 1 = enable to raise the ARM core priority to second This bit is available only when the PRTMOD=0. Priority mode select 0 = Fixed Priority Mode (default) 1 = Rotate Priority Mode - 43 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG PLL Control Register0 PLLCON0 W90N745 provides two clock generation options - crystal and oscillator. The external clock via EXTAL(15M) Minput pin as the reference clock input of PLL module. The external clock can bypass the PLL and be used to the internal system clock by pull-down the data D15 pin. Using PLL's output clock for the internal system clock, D15 pin must be pull-up. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PLLCON 0xFFF0_0008 R/W PLL Control Register 0x0000_2F01 31 30 29 28 27 26 25 24 RESERVED 23 22 21 20 RESERVED 15 14 13 12 FBDV 7 FBDV 6 OTDV 5 4 3 2 INDV 1 0 11 10 9 19 18 17 16 PWDEN 8 BITS DESCRIPTION [31:17] [16] RESERVED PWDEN Power down mode enable 0 = PLL is in normal mode (default) 1 = PLL is in power down mode PLL VCO output clock feedback divider Feedback Divider divides the output clock from VCO of PLL. PLL output clock divider OTDV [6:5] DIVIDED BY [15:7] FBDV [6:5] OTDV 0 0 1 1 0 1 0 1 1 2 2 4 [4:0] INDV PLL input clock divider Input divider divides the input reference clock into the PLL. - 44 - W90N745CD/W90N745CDG EXTAL FIN USBCKS GP0 INDV[4:0] Input Divider (NR) PLL Charge Pump VCO Output 480MHz Divider FOUT (NO) 48MHz Gen 1 0 USB Module PFD FBDV[8:0] Feedback Divider (NF) Clock Divider & Selector 0 1 Internal System Clock ECLKS OTDV[1:0] CLKS[2:0] Figure 6.2.10 System PLL block diagram The formula of output clock of PLL is: FOUT = FIN NF 1 NR NO FOUTOutput clock of Output Divider FINExternal clock into the Input Divider NRInput divider value (NR = INDV + 2) NFFeedback divider value (NF = FBDV + 2) NOOutput divider value (NO = OTDV) - 45 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Clock Select Register (CLKSEL) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CLKSEL 0xFFF0_000C R/W Clock Select Register 0x1FFF_7FX8 31 23 UART3 15 USBCKS 7 USBH 30 RESERVED 22 UART2 14 USBD 6 TIMER 29 21 UART1 13 GDMA 5 UART 28 PS2 20 I2C1 12 27 KPI 19 I2C0 11 26 25 24 SSP 16 AC97 8 WDT 0 RESET RESERVED 18 17 RESERVED 10 EMC 2 CLKS PWM 9 RESERVED 1 RESERVED 4 3 ECLKS BITS DESCRIPTION [31:29] [28] RESERVED PS2 PS2 controller clock enable bit 0 = Disable PS2 controller clock 1 = Enable PS2 controller clock Keypad controller clock enable bit [27] [26] [25] [24] KPI RESERVED RESERVED USI 0 = Disable keypad controller clock 1 = Enable keypad controller clock USI controller clock enable bit 0 = Disable USI controller clock 1 = Enable USI controller clock UART3 controller clock enable bit [23] UART3 0 = Disable UART3 controller clock 1 = Enable UART3 controller clock UART2 controller clock enable bit [22] UART2 0 = Disable UART2 controller clock 1 = Enable UART2 controller clock UART1 controller clock enable bit [21] UART1 0 = Disable UART1 controller clock 1 = Enable UART1 controller clock - 46 - W90N745CD/W90N745CDG Continued. BITS 2 DESCRIPTION I C1 controller clock enable bit [20] I C1 2 0 = Disable I2C1 controller clock 1 = Enable I2C1 controller clock I2C0 controller clock enable bit [19] [18] [17] I2C0 RESERVED PWM 0 = Disable I2C0 controller clock 1 = Enable I2C0 controller clock PWM controller clock enable bit 0 = Disable PWM controller clock 1 = Enable PWM controller clock Audio Controller clock enable bit [16] AC97 0 = Disable AC97 controller clock 1 = Enable AC97 controller clock USB host/device 48MHz clock source Select bit 0 = USB clock 48MHz input from internal PLL (480MHz/10) 1 = USB clock 48MHz input from external GPIO0 pin, this pin direction must set to input. USB device clock enable bit [15] USBCKS [14] USBD 0 = Disable USB device controller clock 1 = Enable USB device controller clock GDMA controller clock enable bit [13] [12] [11] [10] [9] [8] GDMA RESERVED RESERVED EMC RESERVED WDT 0 = Disable GDMA clock 1 = Enable GDMA clock EMC controller clock enable bit 0 = Disable EMC controller clock 1 = Enable EMC controller clock WDT clock enable bit 0 = Disable WDT counting clock 1 = Enable WDT counting clock - 47 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTION USB host clock enable bit [7] USBH 0 = Disable USB host controller clock 1 = Enable USB host controller clock Timer clock enable bit [6] TIMER 0 = Disable timer clock 1 = Enable timer clock UART0 controller clock enable bit [5] UART0 0 = Disable UART0 controller clock 1 = Enable UART0 controller clock External clock select 0 = External clock from EXTAL pin is used as system clock [4] ECLKS 1 = PLL output clock is used as system clock After power on reset, the content of ECLKS is the Power-On Setting value. You can program this bit to change the system clock source. PLL output clock select CLKS [3:1] 0 0 0 0 1 [3:1] CLKS 1 1 1 Note: 1. This values are based on PLL output(FOUT) is 480MHz. 2. When 24Mhz ~ 80MHz is selected, the ECLKS bit must be set to 1. 3. About 58.594KHz setting, two steps are needed. First, clear ECLKS bit, and then clear CLKS. Software Reset bit [0] RESET This is a software reset control bit. Set logic 1 to generate an internal reset pulse. This bit is auto-clear to logic 0 at the end of the reset pulse. 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 System clock 58.594 KHz* 24 MHz 48 MHz 60 MHz 80 MHz RESERVED RESERVED RESERVED - 48 - W90N745CD/W90N745CDG PLL Control Register 1PLLCON1 W90N745 provides extra PLL to provide 12.288/16.934 MHz clock source to Audio Controller. It uses the same 15MHz crystal clock input source with system PLL mentioned above. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PLLCON1 31 0xFFF0_0010 30 29 R/W PLL Control Register 1 28 27 26 25 0x0001_0000 24 RESERVED 23 22 21 20 RESERVED 15 14 13 12 FBDV1 7 FBDV1 6 OTDV1 5 4 3 2 INDV1 1 0 11 10 9 19 18 17 16 PWDEN1 8 BITS DESCRIPTION [31:17] [16] [15:7] RESERVED PWDEN1 FBDV1 PLL1 power down enable 0 = PLL1 is in normal mode 1 = PLL1 is in power down mode (default) PLL1 VCO output clock feedback divider Feedback Divider divides the output clock from VCO of PLL1. PLL1 output clock divider OTDV1 [6:5] Divided by 0 0 1 0 1 2 1 0 2 1 1 4 PLL1 input clock divider Input divider divides the input reference clock into the PLL1. [6:5] OTDV1 [4:0] INDV1 - 49 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG EXTAL FIN INDV1[4:0] Input Divider (NR) PLL1 Charge Pump VCO Output 480MHz Divider FOUT (NO) to Audio Controller PFD FBDV1[8:0] Feedback Divider (NF) OTDV1[1:0] Figure 6.2.11 Audio PLL block diagram The formula of output clock of PLL is: FOUT = FIN NF 1 NR NO FOUTOutput clock of Output Divider FINExternal clock into the Input Divider NRInput divider value (NR = INDV1 + 2) NFFeedback divider value (NF = FBDV1 + 2) NOOutput divider value (NO = OTDV1) - 50 - W90N745CD/W90N745CDG IS Clock Control Register (ISCKCON) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ISCKCON 31 23 15 7 0xFFF0_0014 30 22 14 6 29 21 13 5 R/W IS PLL clock Control Register 26 18 10 2 25 17 9 1 0x0000_0000 24 16 8 ISPLLEN 0 28 27 RESERVED 20 19 RESERVED 12 11 RESERVED 4 3 PRESCALE DESCRIPTION BITS [31:9] RESERVED IS PLL clock source enable Set this bit will enable PLL1 clock output to audio IS clock input. 1 = Enable PLL1 clock source for audio IS 0 = Disable PLL1 clock source for audio IS The PLL1 is used by IS, if in use, software can using this prescaler to generate an appropriate clock nearly 12.288M or 16.934M. The clock is generated as below, and if PRESCALE =0, the PLL_AUDIO is the same frequency as FOUT "PLL_AUDIO = PLL_FOUT/(PRESCALE +1)" [8] ISPLLEN [7:0] PRESCALE - 51 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG IRQ Wakeup Control Register (IRQWAKECON) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE IRQWAKECON 0xFFF0_0020 R/W IRQ Wakeup Control Register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 RESERVED 20 RESERVED 12 RESERVED 4 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 RESERVED IRQWAKEUPPOL RESERVED IRQWAKEUPEN BITS DESCRIPTION [31:6] [5] RESERVED nIRQ1 wake up polarity IRQWAKEUPPOL[1] 1 = nIRQ1 is high level wake up 0 = nIRQ1 is low level wake up nIRQ0 wake up polarity [4] [3:2] [1] IRQWAKEUPPOL[0] RESERVED 1 = nIRQ0 is high level wake up 0 = nIRQ0 is low level wake up nIRQ1 wake up enable bit IRQWAKEUPEN[1] 1 = nIRQ1 wake up enable 0 = nIRQ1 wake up disable nIRQ0 wake up enable bit [0] IRQWAKEUPEN[0] 1 = nIRQ0 wake up enable 0 = nIRQ0 wake up disable - 52 - W90N745CD/W90N745CDG IRQ Wakeup Flag Register (IRQWAKEFLAG) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE IRQWAKEFLAG 0xFFF0_0024 31 23 15 7 30 22 14 6 29 21 13 5 R/W 28 20 12 4 IRQ Wakeup Flag Register 27 19 11 3 26 18 10 2 25 17 9 1 0x0000_0000 24 16 8 0 RESERVED RESERVED RESERVED RESERVED IRQWAKEFLAG This register is used to record the wakeup event, after clock recovery, software should check these flags to identify which nIRQ is used to wakeup the system. And clear the flags in IRQ interrupt sevice routine. BITS DESCRIPTION [31:2] [1] RESERVED IRQWAKEFLAG[1] nIRQ1 wake up flag 1 = chip is waked up by nIRQ1 0 = no active nIRQ0 wake up flag [0] IRQWAKEFLAG[0] 1 = chip is waked up by nIRQ0 0 = no active - 53 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Power Management Control Register (PMCON) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PMCON 31 23 15 7 0xFFF0_0028 30 22 14 6 29 21 13 R/W Power Management Control Register 28 27 RESERVED 20 19 RESERVED 12 11 RESERVED 4 3 26 18 10 2 MIDLE 25 17 9 1 PD 0x0000_0000 24 16 8 0 IDLE 5 RESERVED BITS DESCRIPTION [31:3] RESERVED Memory controller IDLE enable Setting both MIDLE and IDLE bits HIGH will let memory controller enter IDLE mode, the clock source of memory controller will be halted while ARM CORE enter IDLE mode. [2] MIDLE 1=memory controller will be forced into IDLE mode, (clock of memory controller will be halted), when IDLE bit is set. 0 = memory controller still active when IDLE bit is set. NOTE: Software must let SDRAM enter self-refresh mode before enable this function because SDRAM MCLK will be stopped. Power down enable Setting this bit HIGH will let W90N745 enter power saving mode. The clock source 15M crystal oscillator and PLLs are stopped to generate clock. User can use nIRQ[3:0], keypad and external RESET to wakeup W90N745. 1 = Enable power down 0 = Disable IDLE mode enable Setting this bit HIGH will let ARM Core enter power saving mode. The peripherals can still keep working if the clock enable bit in CLKSEL is set. Any nIRQ or nFIQ to ARM Core will let ARM CORE to exit IDLE state. 1 = IDLE mode 0 = Disable [1] PD [0] IDLE - 54 - W90N745CD/W90N745CDG USB Transceiver Control Register (USBTXRCON) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USBTXRCON 0xFFF0_0030 31 23 15 7 30 22 14 6 29 21 13 5 R/W 28 20 12 4 USB Transceiver Control Register 0x0000_0000 24 16 8 0 USBHnD 27 19 11 3 26 18 10 2 25 17 9 1 RESERVED RESERVED RESERVED RESERVED BITS DESCRIPTION [31:1] RESERVED USBHnD[0]: USB transceiver control [0] USBHnD There are two USB1.1 built-in transceivers for data transmission. One is dedicated for USB host and the other is shared with USB device. Software can program this bit to switch the transceiver path. 1 = HOST 0 = Device - 55 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.3 6.3.1 External Bus Interface EBI Overview W90N745 supports External Bus Interface (EBI), which controls the access to the external memory (ROM/FLASH, SDRAM) and External I/O devices. The EBI has seven chip selects to select one ROM/FLASH bank, two SDRAM banks, and four External I/O banks.The address bus is 21 bits. It supports 8-bit, 16-bit external data bus width for each bank. The EBI has the following functions SDRAM controller EBI control register ROM/FLASH interface External I/O interface External bus mastership 6.3.2 SDRAM Controller The SDRAM controller module within W90N745 contains configuration registers timing control registerscommon control register and other logic to provide 816 bits SDRAM interface with a single 816 bits SDRAM device or two 8-bit devices wired to give a 16-bit data path. The maximum size of each bank is 64M bytes, and maximum memory size can span up to 128MB. The SDRAM controller has the following features Supports up to 2 external SDRAM banks Maximum size of each bank is 64M bytes 816-bit data interface Programmable CAS Latency 12 and 3 Fixed Burst Length 1 Sequential burst type Auto Refresh Mode and Self Refresh Mode Adjustable Refresh Rate Power up sequence - 56 - W90N745CD/W90N745CDG 6.3.2.1. SDRAM Components Supported Table 6.3.1 SDRAM supported by W90N745 SIZE TYPE BANKS ROW ADDRESSING COLUMN ADDRESSING 16M bits 64M bits 128M bits 256M bits 2Mx8 1Mx16 8Mx8 4Mx16 16Mx8 8Mx16 32Mx8 16Mx16 2 2 4 4 4 4 4 4 RA0~RA10 RA0~RA10 RA0~RA11 RA0~RA11 RA0~RA11 RA0~RA11 RA0~RA12 RA0~RA12 CA0~CA8 CA0~CA7 CA0~CA8 CA0~CA7 CA0~CA9 CA0~CA8 CA0~CA9 CA0~CA8 AHB Bus Address Mapping to SDRAM Bus Note: * indicates the signal is not used; ** indicates the signal is fixed at logic 0 and is not used; The HADDR prefixes have been omitted on the following tables. A14 ~ A0 are the Address pins of the W90N745 EBI interface; A14 and A13 are the Bank Select Signals of SDRAM. - 57 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG SDRAM Data Bus Width: 16-bit Total 16M Type 2Mx8 RxC 11x9 R/C R C 16M 1Mx16 11x8 R C 64M 8Mx8 12x9 R C 64M 4Mx16 12x8 R C 128M 16Mx8 12x10 R C 128M 8Mx16 12x9 R C 256M* 32Mx8 13x10 R C 256M 16Mx16 13x9 R C A14 A13 (BS1) (BS0) ** ** ** ** 10 10 10 10 10 10 10 10 10 10 10 10 10 10 9 9 11 11 9 9 11 11 11 11 11 11 11 11 A12 ** ** ** ** 10* 10* 10* 10* 10* 10* 10* 10* 23 23* 23 23* A11 10* 10* 9* 9* 22 22* 22 22* 22 22* 22 22* 22 22* 22 22* A10 21 AP 10 AP 21 AP 21 AP 21 AP 21 AP 21 AP 21 AP A9 20 24* 20 24* 20 24* 20 A8 19 9 19 9* 19 9 19 A7 18 8 18 8 18 8 18 8 18 8 18 8 18 8 18 8 A6 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 A5 16 6 16 6 16 6 16 6 16 6 16 6 16 6 16 6 A4 15 5 15 5 15 5 15 5 15 5 15 5 15 5 15 5 A3 14 4 14 4 14 4 14 4 14 4 14 4 14 4 14 4 A2 13 3 13 3 13 3 13 3 13 3 13 3 13 3 13 3 A1 12 2 12 2 12 2 12 2 12 2 12 2 12 2 12 2 A0 11 1 11 1 23 1 11 1 23 1 23 1 24 1 24 1 24* 23* 20 24 20 24* 20 25* 20 25* 19 9 19 9 19 9 19 9 SDRAM Data Bus Width: 8-bit Total 16M Type 2Mx8 RxC 11x9 R/C R C 64M 8Mx8 12x9 R C 128M 16Mx8 12x10 R C 256M 32Mx8 13x10 R C A14 A13 (BS1) (BS0) ** ** 9 9 9 9 9 9 9 9 10 10 10 10 10 10 A12 ** ** 9* 9* 9* 9* 22 22* A11 9* 9* 21 21* 21 21* 21 21* A10 20 AP 20 AP 20 AP 20 AP A9 19 23* 19 23* 19 23 19 24 A8 18 8 18 8 18 8 18 8 A7 17 7 17 7 17 7 17 7 A6 16 6 16 6 16 6 16 6 A5 15 5 15 5 15 5 15 5 A4 14 4 14 4 14 4 14 4 A3 13 3 13 3 13 3 13 3 A2 12 2 12 2 12 2 12 2 A1 11 1 11 1 11 1 11 1 A0 10 0 22 1 22 0 23 0 - 58 - W90N745CD/W90N745CDG 6.3.2.2. SDRAM Power Up Sequence The SDRAM must be initialized predefined manner after power on.W90N745 SDRAM Controller automatically executes the commands needed for initialion and set the mode register of each bank to default value. The default value is -- Burst Length = 1 -- Burst Type = Sequential (fixed) -- CAS Latency = 2 -- Write Burst Length = Burst (fixed) The value of mode register can be changed after power up sequence by setting the value of corresponding bank's configuration register "LENGTH" and "LATENCY" bits and set the MRSET bit enable to execute the Mode Register Set command. 6.3.2.3. SDRAM Interface A [ 2 0 :0 ] A [ 1 0 :0 ] A13 A14 A [ 1 0 :0 ] BS0 BS1 D Q [ [ 1 5 :0 ] CLK CKE D [ 1 5 :0 ] M CLK M CKE n S C S [ 1 :0 ] nSRAS nSCAS nSW E n S D Q M [ 1 :0 ] n S D Q M [ 1 :0 ] nSCS0 nCS nRAS nCAS nW E D Q M [ 1 :0 ] W 90N745 SDRAM 32M b 512Kx4x16 Figure 6.3.1 SDRAM Interface - 59 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.3.3 EBI Control Registers Map ADDRESS R/W DESCRIPTION RESET VALUE REGISTER EBICON ROMCON SDCONF0 SDCONF1 SDTIME0 SDTIME1 EXT0CON EXT1CON EXT2CON EXT3CON CKSKEW 0xFFF0_1000 0xFFF0_1004 0xFFF0_1008 0xFFF0_100C 0xFFF0_1010 0xFFF0_1014 0xFFF0_1018 0xFFF0_101C 0xFFF0_1020 0xFFF0_1024 0xFFF0_1F00 R/W EBI control register R/W ROM/FLASH control register R/W SDRAM bank 0 configuration register R/W SDRAM bank 1 configuration register R/W SDRAM bank 0 timing control register R/W SDRAM bank 1 timing control register R/W External I/O 0 control register R/W External I/O 1 control register R/W External I/O 2 control register R/W External I/O 3 control register R/W Clock skew control register (for testing) 0x0001_0000 0x0000_0XFC 0x0000_0800 0x0000_0800 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0xXXXX_0038 - 60 - W90N745CD/W90N745CDG EBI Control Register (EBICON) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EBICON 0xFFF0_1000 R/W EBI control register 0x0001_0000 31 30 29 28 27 EXBE3 26 EXBE2 18 REFEN 25 EXBE1 17 REFMOD 9 24 EXBE0 16 CLKEN 8 RESERVED 23 22 21 RESERVED 15 14 13 12 20 19 11 REFRAT 10 7 6 5 REFRAT 4 3 2 WAITVT 1 0 LITTLE BITS DESCRIPTION [31:27] RESERVED External IO bank 3 byte enable This function is used for some devices that with high and low bytes enable signals to control which byte will be write or mask data output when read. For this kind device, software can set this bit HIGH to implement this function. Detail pin interconnection is showed as Figure 6.3.8. 1 = nWBE[1:0] pin is byte enable signals, nWE will be used as write strobe signal to SRAM. 0 = nWBE[1:0] pin is byte write strobe signal. External IO bank 2 byte enable The bit function description is the same as EXBE3 above. [27] EXBE3 [26] EXBE2 1 = nWBE[1:0] pin is byte enable signals, nWE will be used as write strobe signal to SRAM. 0 = nWBE[1:0] pin is byte write strobe signal. External IO bank 1 byte enable The bit function description is the same as EXBE3 above. [25] EXBE1 1 = nWBE[1:0] pin is byte enable signals, nWE will be used as write strobe signal to SRAM 0 = nWBE[1:0] pin is byte write strobe signal - 61 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTION External IO bank 0 byte enable This bit function description is the same as EXBE3 above. [24] EXBE0 1 = nWBE[1:0] pin is byte enable signals, nWE will be used as write strobe signal to SRAM 0 = nWBE[1:0] pin is byte write strobe signal [23:19] RESERVED Enable SDRAM refresh cycle for SDRAM bank0 & bank1 [18] REFEN This bit set will start the auto-refresh cycle to SDRAM. The refresh rate is according to REFRAT bits. 1 = enable refresh function 0 = disable refresh function Refresh mode of SDRAM for SDRAM bank Defines the refresh mode type of external SDRAM bank Software can write this bit "1" to force SDRAM enter self-refresh mode. [17] REFMOD 0 = Auto refresh mode 1 = Self refresh mode NOTE: If any read/write to SDRAM occurs then this bit will be cleared to "0" by hardware automatically and SDRAM will enters auto-refresh mode. Clock enable for SDRAM [16] CLKEN Enables the SDRAM clock enable (CKE) control signal 0 = Disable (power down mode) 1 = Enable Default Refresh count value for SDRAM The SDRAM Controller automatically provides an auto refresh cycle for every refresh period programmed into the REFRAT bits when the REFEN bit of each bank is set The refresh period is calculated as period = [15:3] REFRAT value fMCLK - 62 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTION Valid time of nWAIT signal W90N745 recognizes the nWAIT signal at the next "nth" MCLK rising edge after the nOE or nWBE active cycle. WAITVT bits determine the n. [2:1] WAITVT WAITVT [2:1] 0 0 1 1 Little Endian mode After power on reset, the content of LITTLE is the Power-On Setting value from D14 pin. If pin D14 is pull-down, the external memory format is Big Endian mode. If pin D14 is pull-up, the external memory format is Little Endian mode. For more detail, refer to Power-On Setting of System Manager. NOTE: This bit is read only. 0 1 0 1 nth MCLK 1 2 3 4 [0] LITTLE - 63 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG ROM/Flash Control Register ROMCON REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ROMCON 0xFFF0_1004 R/W ROM/FLASH control register 0x0000_0XFC 31 30 29 28 27 26 25 24 BASADDR 23 22 21 BASADDR 15 14 13 12 11 10 tPA 4 3 BTSIZE 2 1 PGMODE 0 20 19 18 17 SIZE 9 8 16 RESERVED 7 6 tACC 5 BITS DESCRIPTION Base address pointer of ROM/Flash bank [31:19] BASADDR The start address is calculated as ROM/Flash bank base pointer << 18. The base address pointer together with the "SIZE" bits constitutes the whole address range of each bank. The size of ROM/FLASH memory SIZE [10:8] 0 0 [18:16] SIZE 0 0 1 1 1 1 [15:12] RESERVED 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 Byte 256K 512K 1M 2M 4M RESERVED RESERVED RESERVED - 64 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTION [11:8] tPA Page mode access cycle time tPA[11:8] MCLK 0 0 0 0 1 0 0 0 1 2 0 0 1 0 3 0 0 1 1 4 0 1 0 0 5 0 1 0 1 6 0 1 1 0 7 0 1 1 1 8 Access cycle time tACC[11:8] 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 tPA[11:8] 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 1 0 1 0 1 0 1 MCLK 10 12 14 16 18 20 22 24 [7:4] tACC 0 1 0 1 0 1 0 1 MCLK 1 2 3 4 5 6 7 8 1 1 1 1 1 1 1 1 tACC[11:8] 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 1 0 1 0 1 0 1 MCLK 10 12 14 16 18 20 22 24 Boot ROM/FLASH data bus width This ROM/Flash bank is designed for a boot ROM. BASADDR bits determine its start address. The external data bus width is determined by the data bus signals D [13:12] power-on setting. [3:2] BTSIZE BTSIZE [3:2] 0 0 0 1 1 0 1 1 Bus Width 8-bit 16-bit RESERVED RESERVED D [13:12] Bus Width Pull-down Pull-down 8-bit Pull-down Pull-up 16-bit Pull-up Pull-down RESERVED Pull-up Pull-up RESERVED [1:0] PGMODE Page mode configuration PGMODE [1:0] 0 0 0 1 1 0 1 1 Mode Normal ROM 4 word page 8 word page 16 word page - 65 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Figure 6.3.2 ROM/FLASH Read Operation Timing Figure 6.3.3 ROM/FLASH Page Read Operation Timing - 66 - W90N745CD/W90N745CDG Configuration RegistersSDCONF0/1 The configuration registers enable software to set a number of operating parameters for the SDRAM controller. There are two configuration registers SDCONF0SDCONF1 for SDRAM bank 0bank 1 respectively. Each bank can have a different configuration. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE SDCONF0 SDCONF1 0xFFF0_1008 0xFFF0_100C R/W SDRAM bank 0 configuration register R/W SDRAM bank 1 configuration register 0x0000_0800 0x0000_0800 31 30 29 28 BASADDR 27 26 25 24 23 22 21 BASADDR 20 19 18 17 RESERVED 16 15 MRSET 7 COMPBK 14 RESERVED 13 AUTOPR 5 DBWD 12 LATENCY 4 COLUMN 11 10 9 RESERVED 8 6 3 2 1 SIZE 0 BITS DESCRIPTION [31:19] [18:16] [15] [14] [13] BASADDR RESERVED MRSET RESERVED AUTOPR [12:11] LATENCY Base address pointer of SDRAM bank 0/1 The start address is calculated as SDRAM bank 0/1 base pointer << 18. The SDRAM base address pointer together with the "SIZE" bits constitutes the whole address range of each SDRAM bank. SDRAM Mode register set command for SDRAM bank 0/1 This bit set will issue a mode register set command to SDRAM. Auto pre-charge mode of SDRAM for SDRAM bank 0/1 Enable the auto pre-charge function of external SDRAM bank 0/1 0 = Auto pre-charge 1 = No auto pre-charge The CAS Latency of SDRAM bank 0/1 Defines the CAS latency of external SDRAM bank 0/1 LATENCY [12:11] MCLK 0 0 1 0 1 2 1 0 3 1 1 REVERSED - 67 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTION [10:8] RESERVED [7] COMPBK Number of component bank in SDRAM bank 0/1 Indicates the number of component bank (2 or 4 banks) in external SDRAM bank 0/1. 0 = 2 banks 1 = 4 banks Data bus width for SDRAM bank 0/1 Indicates the external data bus width connect with SDRAM bank 0/1 If DBWD = 00, the assigned SDRAM access signal is not generated i.e. disable. DBWD [6:5] Bits 0 0 Bank disable 0 1 8-bit (byte) 1 0 16-bit (half-word) 1 1 REVERSED Number of column address bits in SDRAM bank 0/1 Indicates the number of column address bits in external SDRAM bank 0/1. COLUMN [4:3] Bits 8 9 10 REVERSED [6:5] DBWD [4:3] COLUMN 0 0 1 1 0 1 0 1 Size of SDRAM bank 0/1 Indicates the memory size of external SDRAM bank 0/1 SIZE [2:0] 0 [2:0] SIZE 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 Size of SDRAM Byte Bank disable 2M 4M 8M 16M 32M 64M REVERSED - 68 - W90N745CD/W90N745CDG Timing Control Registers SDTIME0/1 W90N745 offers the flexible timing control registers to control the generation and processing of the control signals and can achieve you use different speed of SDRAM REGISTER ADDRESS R/W DESCRIPTION RESET VALUE SDTIME0 SDTIME1 0xFFF0_1010 0xFFF0_1014 R/W SDRAM bank 0 timing control register R/W SDRAM bank 1 timing control register 0x0000_0000 0x0000_0000 31 30 29 28 27 26 25 24 RESERVED 23 22 21 20 19 18 17 16 RESERVED 15 14 13 RESERVED 7 tRDL 6 5 4 tRP 3 2 12 11 10 9 tRCD 1 tRAS 0 8 BITS DESCRIPTION [31:11] RESERVED SDRAM bank 0/1, /RAS to /CAS delay tRCD [10:8] 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 MCLK 1 2 3 4 5 6 7 8 [10:8] tRCD [7:6] tRDL SDRAM bank 0/1, Last data in to pre-charge command tRDL [7:6] MCLK 0 0 1 0 1 2 1 0 3 1 1 4 - 69 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTION [5:3] tRP SDRAM bank 0/1, Row pre-charge time tRP [5:3] 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 SDRAM bank 0/1, Row active time tRAS [2:0] 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 MCLK 1 2 3 4 5 6 7 8 [2:0] tRAS MCLK 1 2 3 4 5 6 7 8 - 70 - W90N745CD/W90N745CDG Figure 6.3.4 Access timing 1 of SDRAM Figure 6.3.5 Access timing 2 of SDRAM - 71 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG External I/O Control RegistersEXT0CON - EXT3CON The W90N745 supports an external device control without glue logic. It is very cost effective because address decoding and control signals timing logic are not needed. Using these control registers you can configure special external I/O devices for providing the low cost external devices control solution. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EXT0CON EXT1CON EXT2CON EXT3CON 31 0xFFF0_1018 0xFFF0_101C 0xFFF0_1020 0xFFF0_1024 30 29 R/W External I/O 0 control register R/W External I/O 1 control register R/W External I/O 2 control register R/W External I/O 3 control register 28 BASADDR 27 26 25 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 24 23 22 21 BASADDR 20 19 18 17 SIZE 16 15 ADRS 7 14 13 tACC 12 11 10 9 tCOH 8 6 tACS 5 4 3 tCOS DESCRIPTION 2 1 DBWD 0 BITS [31:11] BASADDR Base address pointer of external I/O bank 0~3 The start address of each external I/O bank is calculated as "BASADDR" base pointer << 18. Each external I/O bank base address pointer together with the "SIZE" bits constitutes the whole address range of each external I/O bank. The size of the external I/O bank 0~3 SIZE [18:16] 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 Byte 256K 512K 1M 2M 4M 8M REVERSED REVERSED [18:16] SIZE - 72 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTION Address bus alignment for external I/O bank 0~3 [15] ADRS When ADRS is set, external address (A20~A0) bus is alignment to byte address format, that is, A0 is internal AHB address bus HADDR[0] and A1 is AHB bus HADDR[1] and so forth. And it ignores DBWD [1:0] setting. Access cycles of external I/O bank 0~3 This parameter means nWE, nWBE and nOE active time clock. Detail timing diagram please refer to Figure 6.3.6 and 6.3.7 tACC[14:11] 0 0 [14:11] tACC 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 MCLK Reversed 1 2 3 4 5 6 7 1 1 1 1 1 1 1 1 tACC[14:11] 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 MCLK 9 11 13 15 17 19 21 23 Chip selection hold time of external I/O bank 0~3 This parameters control nWBE and nOE hold time. Detail timing diagram please refer to Figure 6.3.6 and 6.3.7 tCOH [10:8] 0 0 1 1 0 0 1 1 MCLK 0 1 2 3 4 5 6 7 [10:8] tCOH 0 0 0 0 1 1 1 1 0 1 0 1 0 1 0 1 - 73 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTION Address set-up before nECS for external I/O bank 0~3 tACS [7:5] 0 0 1 1 0 0 1 1 MCLK 0 1 2 3 4 5 6 7 [7:5] tACS 0 0 0 0 1 1 1 1 0 1 0 1 0 1 0 1 Chip selection set-up time of external I/O bank 0~3 When ROM/Flash memory bank is configured, the access to its bank stretches chip selection time before the nOE or new signal is activated. tCOS [4:2] 0 0 1 1 0 0 1 1 MCLK 0 1 2 3 4 5 6 7 [4:2] tCOS 0 0 0 0 1 1 1 1 0 1 0 1 0 1 0 1 Programmable data bus width for external I/O bank 0~3 DBWD [1:0] 0 0 0 1 1 0 1 1 Width of Data Bus Disable bus 8-bit 16-bit RESERVED [1:0] DBWD - 74 - W90N745CD/W90N745CDG Figure 6.3.6 External I/O write operation timing Figure 6.3.7 External I/O read operation timing - 75 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Figure 6.3.8 External IO bank with 16-bit SRAM Clock Skew Control Register CKSKEW REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CKSKEW 0xFFF0_1F00 R/W Clock skew control register 0xXXXX_0018 31 30 29 28 27 26 25 24 DLH_CLK_REF 23 22 21 20 19 18 17 16 DLH_CLK_REF 15 14 13 12 RESVERED 7 6 5 4 3 2 MCLK_O_D 1 11 10 9 8 SWPON 0 DLH_CLK_SKEW - 76 - W90N745CD/W90N745CDG BITS DESCRIPTION Latch DLH_CLK clock tree by HCLK positive edge [31:16] DLH_CLK_REF The SDRAM MCLK is generated by inserting a delay (XOR2) chain in HCLK positive or negedge edge to adjust the MCLK skew. So software can read these bits to expore MCLK and HCLK relationship. [31:24] is used for positive edge and [23:16] is for negedge edge. SDRAM Initialization by Software [8] SWPON Set this bit "1" will issue a SDRAM power on default setting command sequence like system power on, this bit will be auto-clear by hardware while SDRAM initialization finish. Data latch Clock Skew Adjustment Due to PC board loading or too many devices connect to external address and data bus, it may causes SDRAM can not work correctly at high frequency (usually, > 80MHz) software can control MCLK_O_D[3:0] to adjust address and data bus to adjust setup/hold time. DLH_CLK_SKEW[7:4] 0 [7:4] DLH_CLK_SKEW 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 Gate Delay P-0 P-1 P-2 P-3 P-4 P-5 P-6 P-7 DLH_CLK_SKEW[7:4] 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 Gate Delay N-0 N-1 N-2 N-3 N-4 N-5 N-6 N-7 [15:9] RESERVED NOTE: P-x means Data latched Clock shift "X" gates delays by refer MCLKO positive edge, N-x means Data latched Clock shift "X" gates delays by refer MCLKO negative edge. - 77 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTION MCLK output delay adjustment MCLK_O_D [3:0] Gate Dela y 0 1 0 1 0 1 0 1 P-0 P-1 P-2 P-3 P-4 P-5 P-6 P-7 1 1 1 1 1 1 1 1 MCLK_O_D [3:0] Gate Dela y 0 1 0 1 0 1 0 1 N-0 N-1 N-2 N-3 N-4 N-5 N-6 N-7 0 0 0 [3:0] MCLK_O_D 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 NOTE: "P-x" means MCLKO shift "X" gates delay by refer HCLK positive edge, "N-x" means MCLKO shift "X" gates delay by refer HCLK negative edge. MCLK is the output pin of MCLKO, which is an internal signal on chip. - 78 - W90N745CD/W90N745CDG 6.4 Cache Controller The W90N745 incorporates a 4KB Instruction cache, 4KB Data cache and 8 words write buffer. The ICache and D-Cache have similar organization except the cache size. To raise the cache-hit ratio, these two caches are configured two-way set associative addressing. Each cache has four words cache line size. When a miss occurs, four words must be fetched consecutively from external memory. The replacement algorithm is a LRU (Least Recently Used). If disabling the I-Cache / D-Cache, these cache memories can be treated as On-Chip RAM. The W90N745 also provides a write buffer to improve system performance. The write buffer can buffer up to eight words of data. 6.4.1 On-Chip RAM If I-Cache or D-Cache is disabled, it can be served as On-Chip RAM. If D-Cache is disabled, there has 4KB On-Chip RAM, its start address is 0xFFE01000. If I-Cache is disabled, there has 4KB On-Chip RAM and the start address of this RAM is 0xFFE00000. If both the I-Cache and D-Cache are disabled, it has 8KB On-Chip RAM starting from 0xFFE00000. The size of On-Chip RAM is depended on the I-Cache and D-Cache enable bits ICAEN, DCAEN in Cache Control Register (CAHCON). Table 6.4.1 The size and start address of On-Chip RAM ICAEN DCAEN SIZE ON-CHIP RAM START ADDRESS 0 0 1 1 0 1 0 1 8KB 4KB 4KB 0xFFE0_0000 0xFFE0_0000 0xFFE0.1000 Unavailable 6.4.2 Non-Cacheable Area Although the cache affects the entire 2GB system memory, it is sometimes necessary to define noncacheable areas when the consistency of data stored in memory and the cache must be ensured. To support this, the W90N745 provides a non-cacheable area control bit in the address field, A[31]. If A[31] in the ROM/FLASH, SDRAM, or external I/O bank's access address is "0", then the accessed data is cacheable. If the A [31] value is "1", the accessed data is non-cacheable. - 79 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.4.3 Instruction Cache The Instruction cache (I-cache) is a 4K bytes two-way set associative cache. The cache organization is 128 sets, two lines per set, and four words per line. Cache lines are aligned on 4-word boundaries in memory. The cache access cycle begins with an instruction request from the instruction unit in the core. In the case of a cache hit, the instruction is delivered to the instruction unit. In case of a cache miss, the cache initiates a burst read cycle on the internal bus with the address of the requested instruction. The first word received from the bus is the requested instruction. The cache forwards this instruction to the instruction unit of the core as soon as it is received from the internal bus. A cache line is then selected to receive the data that will be coming from the bus. A least recently used (LRU) replacement algorithm is used to select a line when no empty lines are available. When I-Cache is disabled, the cache memory is served as 4KB On-chip RAM. The I-Cache is always disabled on reset. The following is a list of the instruction cache features 4K bytes instruction cache Two-way set associative Four words in a cache line LRU replacement policy Lockable on a per-line basis Critical word first, burst access Instruction Cache Operation On an instruction fetch, bits 10-4 of the instruction's address point into the cache to retrieve the tags and data of one set. The tags from both ways are then compared against bits 30-11 of the instruction's address. If a match is found and the matched entry is valid, then it is a cache hit. If neither tags match nor the matched tag is not valid, it is a cache miss. Instruction Cache Hit In case of a cache hit, bits 3-2 of the instruction address is used to select one word from the cache line whose tag matches. The instruction is immediately transferred to the instruction unit of the core. Instruction Cache Miss On an instruction cache miss, the address of the missed instruction is driven on the internal bus with a 4word burst transfer read request. A cache line is then selected to receive the data that will be coming from the bus. The selection algorithm gives first priority to invalid lines. If neither of the two lines in the selected set is invalid, then the least recently used line is selected for replacement. Locked lines are never replaced. The transfer begins with the word requested by the instruction unit (critical word first), followed by the remaining words of the line, then by the word at the beginning of the lines (wraparound). Instruction Cache Flushing The W90N745 does not support external memory snooping. Therefore, if self-modifying code is written, the instructions in the I-Cache may become invalid. The entire I-Cache can be flushed by software in one operation, or can be flushed one line at a time by setting the CAHCON register bit FLHS or FLHA with the ICAH bit is set. As flushing the cache line, the "V" bit of the line is cleared to "0". The I-Cache is automatically flushed during reset. - 80 - W90N745CD/W90N745CDG Instruction Cache Load and Lock The W90N745 supports a cache-locking feature that can be used to lock critical sections of code into ICache to guarantee quick access. Lockdown can be performed with a granularity of one cache line. The smallest space, which can be locked down, is 4 words. After a line is locked, it operates as a regular instruction SRAM. Lines locked are not replaced during misses and not affected by flush per line command. To load and lock instruction, the following sequence should be followed: 1. 2. 3. 4. 5. Write the start address of the instructions to be locked into CAHADR register. Set LDLK and ICAH bits in the CAHCON register. Increased the address by 16 and written into CAHADR register. Set LDLK and ICAH bits in the CAHCON register. Repeat the steps 3 and 4, until the desired instructions are all locked. When using I-Cache load and lock command, there are some notes should be cared. The programs executing load and lock operation should be held in a noncacheable area of memory. The cache should be enabled and interrupts should be disabled. Software must flush the cache before execute load and lock to ensure that the code to be locked down is not already in the cache. Instruction Cache Unlock The unlock operation is used to unlock previously locked cache lines. After unlock, the "L" bit of the line is cleared to "0". W90N745 has two unlock command, unlock line and unlock all. The unlock line operation is performed on a cache line granularity. In case the line is found in the cache, it is unlocked and starts to operate as a regular valid cache line. In case the line is not found in the cache, no operation is done and the command terminates with no exception. To unlock one line the following unlock line sequence should be followed: 1. 2. Write the address of the line to be unlocked into the CAHADR Register. Set the ULKS and ICAH bits in the CAHCON register. The unlock all operation is used to unlock the whole I-Cache. This operation is performed on all cache lines. In case a line is locked, it is unlocked and starts to operate as regular valid cache line. In case a line is not locked or if it is invalid, no operation is performed. To unlock the whole cache, set the ULKA and ICAH bits. - 81 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.4.4 Data Cache The W90N745 data cache (D-Cache) is a 4KB two-way set associative cache. The cache organization is 128 sets, two lines per set, and four words per line. Cache lines are aligned on 4-word boundaries in memory. The cache is designed for buffer write-through mode of operation and a least recently used (LRU) replacement algorithm is used to select a line when no empty lines are available. When D-Cache is disabled, the cache memory is served as 4KB On-chip RAM. The D-Cache is always disabled on reset. The following is a list of the data cache features 4K bytes data cache Two-way set associative Four words in a cache line LRU replacement policy Lockable on a per-line basis Critical word first, burst access Buffer Write-through mode 8 words write buffer Drain write buffer Data Cache Operation On a data fetch, bits 10-4 of the data's address point into the cache to retrieve the tags and data of one set. The tags from both ways are then compared against bits 30-11 of the data's address. If a match is found and the matched entry is valid, then it is a cache hit. If neither tags match nor the matched tag is not valid, it is a cache miss. Data Cache Read Read HitOn a cache hit, the requested word is immediately transferred to the core. Read MissA line in the cache is selected to hold the data, which will be fetched from memory. The selection algorithm gives first priority to invalid lines and if both lines are invalid the line in way zero is selected first. If neither of the two candidate lines in the selected set is invalid, then one of the lines is selected by the LRU algorithm to replace. The transfer begins with the aligned word containing the missed data (critical word first), followed by the remaining word in the line, then by the word at the beginning of the line (wraparound). As the missed word is received from the bus, it is delivered directly to the core. Data Cache Write As buffer write-through mode, store operations always update memory. The buffer write-through mode is used when external memory and internal cache images must always agree. - 82 - W90N745CD/W90N745CDG Write HitData is written into both the cache and write buffer. The processor then continues to access the cache, while the cache controller simultaneously downloads the contents of the write buffer to main memory. This reduces the effective write memory cycle time from the time required for a main memory cycle to the cycle time of the high-speed cache. Write MissData is only written into write buffer, not to the cache (write no allocate). Data Cache Flushing The W90N745 allows flushing of the data cache under software control. The data cache may be invalidated through writing flush line (FLHS) or flush all (FLHA) commands to the CAHCON register. Flushing the entire D-Cache also flushed any locked down code. As flushing the data cache, the "V" bit of the line is cleared to "0". The D-cache is automatically flushed during reset. Data Cache Load and Lock The W90N745 supports a cache-locking feature that can be used to lock critical sections of data into DCache to guarantee quick access. Lockdown can be performed with a granularity of one cache line. The smallest space, which can be locked down, is 4 words. After a line is locked, it operates as a regular instruction SRAM. The locked lines are not replaced during misses and it is not affected by flush per line command. To load and lock data, the following sequence should be followed: 1. 2. 3. 4. 5. Write the start address of the data to be locked into CAHADR register. Set LDLK and DCAH bits in the CAHCON register. Increased the address by 16 and written into CAHADR register. Set LDLK and DCAH bits in the CAHCON register. Repeat the steps 3 and 4, until the desired data are all locked. When using D-Cache load and lock command, there are some notes should be cared. The programs executing load and lock operation should be held in a noncacheable area of memory. The cache should be enabled and interrupts should be disabled. Software must flush the cache before execute load and lock to ensure that the data to be locked down is not already in the cache. Data Cache Unlock The unlock operation is used to unlock previously locked cache lines. After unlock, the "L" bit of the line is cleared to "0". W90N745 has two unlock command, unlock line and unlock all. The unlock line operation is performed on a cache line granularity. In case the line is found in the cache, it is unlocked and starts to operate as a regular valid cache line. In case the line is not found in the cache, no operation is done and the command terminates with no exception. To unlock one line the following unlock line sequence should be followed: 1. 2. Write the address of the line to be unlocked into the CAHADR Register. Set the ULKS and DCAH bits in the CAHCON register. - 83 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG The unlock all operation is used to unlock the whole D-Cache. This operation is performed on all cache lines. In case a line is locked, it is unlocked and starts to operate as regular valid cache line. In case a line is not locked or if it is invalid, no operation is performed. To unlock the whole cache, set the ULKA and DCAH bits. 6.4.5 Write Buffer The W90N745 provides a write buffer to improve system performance. The write buffer can buffer up to eight words of data. The write buffer may be enabled or be disabled via the WRBEN bit in the CAHCNF register, and the buffer is disabled and flushed on reset. Drain write buffer To force data, this is in write buffer, to be written to external main memory. This operation is useful in real time applications where the processor needs to be sure that a write to a peripheral has completed before program execution continues. To perform this command, you can set the DRWB and DCAH bits in CAHCON register. 6.4.6 Cache Control Registers Map ADDRESS R/W DESCRIPTION RESET VALUE REGISTER CAHCNF CAHCON CAHADR CTEST0 CTEST1 0xFFF0_2000 0xFFF0_2004 0xFFF0_2008 0xFFF6_0000 0xFFF6_0004 R/W Cache configuration register R/W Cache control register R/W Cache address register R/W Cache test register 0 R Cache test register 1 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 - 84 - W90N745CD/W90N745CDG Configuration Register (CAHCNF) Cache controller has a configuration register to enable or disable the I-Cache, D-Cache, and Write buffer. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CAHCNF 0xFFF0_2000 R/W Cache configuration register 0x0000_0000 31 30 29 28 RESERVED 27 26 25 24 23 22 21 20 RESERVED 19 18 17 16 15 14 13 12 RESERVED 11 10 9 8 7 6 5 RESERVED 4 3 2 WRBEN 1 DCAEN 0 ICAEN BITS DESCRIPTION [31:3] RESERVED Write buffer enable Write buffer is disabled after reset. 1 = enable write buffer 0 = disable write buffer D-Cache enable D-Cache is disabled after reset. 1 = enable D-cache 0 = disable D-cache I-Cache enable I-Cache is disabled after reset. 1 = enable I-cache 0 = disable I-cache [2] WRBEN [1] DCAEN [0] ICAEN - 85 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Control Register (CAHCON) Cache controller supports one Control register used to control the following operations. Flush I-Cache and D-Cache Load and lock I-Cache and D-Cache Unlock I-Cache and D-Cache Drain write buffer These command set bits in CAHCON register are auto-clear bits. As the end of execution, that command set bit will be cleared to "0" automatically. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CAHCON 0xFFF0_2004 R/W Cache control register 0x0000_0000 31 30 29 28 RESERVED 27 26 25 24 23 22 21 20 RESERVED 19 18 17 16 15 14 13 12 RESERVED 11 10 9 8 7 DRWB 6 ULKS 5 ULKA 4 LDLK 3 FLHS 2 FLHA 1 DCAH 0 ICAH BITS DESCRIPTION [31:8] [7] RESERVED DRWB Drain write buffer Forces write buffer data to be written to main memory. Unlock I-Cache/D-Cache single line Unlocks the I-Cache/D-Cache per line. Both WAY and ADDR bits in CAHADR register must be specified. Unlock I-Cache/D-Cache entirely Unlocks the entire I-Cache/D-Cache, the lock bit "L" will be cleared to 0. Load and Lock I-Cache/D-Cache Loads the instruction or data from external memory and locks into cache. Both WAY and ADDR bits in CAHADR register must be specified. [6] ULKS [5] ULKA [4] LDLK - 86 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTION Flush I-Cache/D-Cache single line [3] FLHS Flushes the entire I-Cache/D-Cache per line. Both WAY and ADDR bits in CAHADR register must be specified. Flush I-Cache/D-Cache entirely [2] FLHA To flush the entire I-Cache/D-Cache, also flushes any locked-down code. If the I-Cache/D-Cache contains locked down code, the programmer must flush lines individually D-Cache selected When set to "1", the command set is executed with D-Cache. I-Cache selected When set to "1", the command set is executed with I-Cache. [1] [0] DCAH ICAH NOTEWhen using the FLHA or ULKA command, you can set both ICAH and DCAH bits to execute entire I-Cache and D-Cache flushing or unlocking. But, FLHS and ULKS commands can only be executed with a cache line specified by CAHADR register in I-Cache or D-Cache at a time. If you set both ICAH and DCAH bits, and set FLHS or ULKS command bit, it will be treated as an invalid command and no operation is done and the command terminates with no exception. The Drain Write Buffer operation is only for D-Cache. To perform this operation, you must set DRWB and DCAH bits. If the ICAH bit is set when using DRWB command, it will be an invalid command and no operation is done and the command terminates with no exception. - 87 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Address Register (CAHADR) W90N745 Cache Controller supports one address register. This address register is used with the command set in the control register (CAHCON) by specifying instruction/data address. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CAHADR 0xFFF0_2008 R/W Cache address register 0x0000_0000 31 WAY 23 30 29 28 27 ADDR 26 25 24 22 21 20 ADDR 19 18 17 16 15 14 13 12 ADDR 11 10 9 8 7 6 5 4 ADDR 3 2 1 0 BITS DESCRIPTION Way selection [31] [30:0] WAY ADDR 0 = Way0 is selected 1 = Way1 is selected The absolute address of instruction or data - 88 - W90N745CD/W90N745CDG Cache Test Register 0 (CTEST0) Cache test control register that configures the cache and tag ram testing enable or disable. In addition, this register controls the built-in-self-test (BIST) function of SRAM. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CTEST0 31 0xFFF6_0000 30 29 R/W Cache test register 0 28 RESERVED 27 26 25 0x0000_0000 24 23 22 21 20 RESERVED 19 18 17 16 15 BISTEN 7 14 13 RESERVED 12 11 BST_GP3 10 9 8 BST_GP2 BST_GP1 BST_GP0 2 1 0 CATEST 6 5 4 RESERVED 3 BITS DESCRIPTION [31:16] [15] [14:12] [11] RESERVED BISTEN RESERVED BIST_GP3 BIST mode enable When set to "1", BIST mode will be enabled, the selected memory groups begins to be tested by BIST. Memory group 3 is selected to test by BIST When set to "1", memory group 3, including data cache tag ram way 0 and way 1, are selected to be tested by BIST. Memory group 2 is selected to test by BIST When set to "1", memory group 2, including program cache tag ram way 0 and way 1, are selected to be tested by BIST. Memory group 1 is selected to test by BIST When set to "1", memory group 1, including data cache ram way 0 and way 1, are selected to be tested by BIST. Memory group 0 is selected to test by BIST When set to "1", memory group 0, including program cache ram way 0 and way 1, are selected to be tested by BIST. - [10] BIST_GP2 [9] BIST_GP1 [8] [7:0] BIST_GP0 RESERVED ** Note: The 4 memory groups can be selected and tested simultaneously by BIST. Publication Release Date: September 22, 2006 Revision A2 - 89 - W90N745CD/W90N745CDG Cache Test Register 1 (CTEST1) Cache Test Register that will be read back to provide the status of cache RAM BIST. Whether the BIST is finish and all of bank of SRAM are tested successfully will be presented in this register. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CTEST1 31 FINISH 23 0xFFF6_0004 30 29 R Cache test register 1 28 27 RESERVED 26 25 0x0000_0000 24 22 21 20 RESERVED 19 18 17 16 15 14 13 12 RESERVED 11 10 9 8 7 BFAIL7 6 BFAIL6 5 BFAIL5 4 BFAIL4 3 BFAIL3 2 BFAIL2 1 BFAIL1 0 BFAIL0 BITS DESCRIPTION BIST completed [31] [30:8] [7] FINISH RESERVED BFAIL7 This bit is "0" initially. When BIST mode enabled, this bit will be "1" after BIST test completed. The values of BFAIL0-7 are valid only after FINISH = 1. BIST test fail for data cache tag ram way 1 If this bit equals to "1", it indicates the data cache tag ram for way 1 is tested fail by BIST. "0" means the test is passed. BIST test fail for data cache tag ram way 0 [6] BFAIL6 If this bit equals to "1", it indicates the data cache tag ram for way 0 is tested fail by BIST. "0" means the test is passed. BIST test fail for instruction cache tag ram way 1 [5] BFAIL5 If this bit equals to "1", it indicates the instruction cache tag ram for way 1 is tested fail by BIST. "0" means the test is passed. BIST test fail for instruction cache tag ram way 0 [4] BFAIL4 If this bit equals to "1", it indicates the instruction cache tag ram for way 0 is tested fail by BIST. "0" means the test is passed. BIST test fail for data cache ram way 1 [3] BFAIL3 If this bit equals to "1", it indicates the data cache ram for way 1 is tested fail by BIST. "0" means the test is passed. - 90 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTION BIST test fail for data cache ram way 0 [2] BFAIL2 If this bit equals to "1", it indicates the data cache ram for way 0 is tested fail by BIST. "0" means the test is passed. BIST test fail for instruction cache ram way 1 [1] BFAIL1 If this bit equals to "1", it indicates the instruction cache ram for way 1 is tested fail by BIST. "0" means the test is passed. BIST test fail for instruction cache ram way 0 [0] BFAIL0 If this bit equals to "1", it indicates the instruction cache ram for way 0 is tested fail by BIST. "0" means the test is passed. - 91 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.5 Ethernet MAC Controller Overview The W90N745 provides an Ethernet MAC Controller (EMC) for LAN application. This EMC has its DMA controller, transmit FIFO, and receive FIFO. The Ethernet MAC controller consists of IEEE 802.3/Ethernet protocol engine with internal CAM function for Ethernet MAC address recognition, Transmit-FIFO, Receive-FIFO, TX/RX state machine controller and status controller. The EMC only supports RMII (Reduced MII) interface to connect with PHY operating on 50MHz REF_CLK. Features Supports IEEE Std. 802.3 CSMA/CD protocol. Supports both half and full duplex for 10M/100M bps operation. Supports RMII interface. Supports MII Management function. Supports pause and remote pause function for flow control. Supports long frame (more than 1518 bytes) and short frame (less than 64 bytes) reception. Supports 16 entries CAM function for Ethernet MAC address recognition. Supports internal loop back mode for diagnostic. Supports 256 bytes embedded transmit and receive FIFO. Supports DMA function. - 92 - W90N745CD/W90N745CDG 6.5.1 EMC Functional Description MII Management State Machine The MII management function of EMC is compliant to IEEE 802.3 Std. Through the MII management interface, software can access the control and status registers of the external PHY chip. Tow programmable register MIID (MAC MII Management Data Register) and MIIDA (MAC MII Management Data Control and Address Register) are for MII management function. Set the bit BUSY of MIIDA register will trigger the MII management state machine. After the MII management cycle is finished, the BUSY bit will be cleared automatically. Media Access Control (MAC) The function of W90N745 MAC fully meets the requirements defined by the IEEE802.3u specification. The following paragraphs will describe the frame structure and the operation of the transmission and receive. The transmission data frame sent from the transmit DMA will be encapsulated by the MAC before transmitting onto the MII bus. The sent data will be assembled with the preamble, the start frame delimiter (SFD), the frame check sequence and the padding for enforcing those less than 64 bytes to meet the minimum size frame and CRC sequence. The out going frame format will be as following 110101010 --- 10101010 10101011 d0 d1 d2 dn Padding CRC31 CRC30 --CRC0 As mentioned by the above format, the preamble is a consecutive 7-byte long with the pattern "10101010" and the SFD is a one byte 10101011 data. The padding data will be all 0 value if the sent data frame is less than 64 bytes. The padding disable function specified in the bit P of the transmit descriptor is used to control if the MAC needs to pad data at the end of frame data or not when the transmitted data frame is less than 64 bytes. The padding data will not be appended if the padding disable bit is set to be high. The bits CRC0 ... CRC31 are the 32 bits cyclic redundancy check (CRC) sequence. The CRC encoding is defined by the following polynomial specified by the IEEE802.3. This 32 bits CRC appending function will be disabled if the Inhibit CRC of the transmission descriptor is set to high. The MAC also performs many other transmission functions specified by the IEEE802.3, including the inter-frame spacing function, collision detection, collision enforcement, collision back off and retransmission. The collision back-off timer is a function of the integer slot time, 512 bit times. The number of slot times to delay between the current transmissions attempts to the next attempt is determined by a uniformly distributed random integer algorithm specified by the IEEE802.3. The MAC performs the receive functions specified by the IEEE 802.3 including the address recognition function, the frame check sequence validation, the frame disassembly, framing and collision filtering. - 93 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG EMC Descriptors A link-list data structure named as descriptor is used to keep the control, status and data information of each frame. Through the descriptor, CPU and EMC exchange the information for frame reception and transmission. Two different descriptors are defined in W90N745. One named as Rx descriptor for frame reception and the other names as Tx descriptor for frame transmission. Each Rx descriptor consists of four words. There is much information kept in the descriptors and details are described as below. 6.5.1.1. Rx Buffer Descriptor 332 109 O Rx Status Receive Buffer Starting Address Reserved 11 65 Receive Byte Count 0 BO Next Rx Descriptor Starting Address Rx Descriptor Word 0 31 Owner 23 Reserved 15 7 22 RP 14 6 21 ALIE 13 5 20 RXGD 12 RBC 4 RBC Owner [31:30]: Ownership The ownership field defines which one, the CPU or EMC, is the owner of each Rx descriptor. Only the owner has right to modify the Rx descriptor and the others can read the Rx descriptor only. 00: The owner is CPU 01: Undefined 10: The owner is EMC 11: Undefined If the O=2'b10 indicates the EMC RxDMA is the owner of Rx descriptor and the Rx descriptor is available for frame reception. After the frame reception completed, if the frame needed NAT translation, EMC RxDMA modify ownership field to 2'b11. Otherwise, the ownership field will be modified to 2'b00. 3 2 1 0 19 PTLE 11 30 29 28 27 26 Reserved 18 Reserved 10 17 CRCE 9 16 RXINTR 8 25 24 - 94 - W90N745CD/W90N745CDG If the O=2'b00 indicates the CPU is the owner of Rx descriptor. After the CPU completes processing the frame, it modifies the ownership field to 2'b10 and releases the Rx descriptor to EMC RxDMA. Rx Status [29:16]: Receive Status This field keeps the status for frame reception. All status bits are updated by EMC. In the receive status, bits 29 to 23 are undefined and reserved for the future. RP [22]: Runt Packet The RP indicates the frame stored in the data buffer pointed by Rx descriptor is a short frame (frame length is less than 64 bytes). 1'b0: The frame is not a short frame. 1'b1: The frame is a short frame. ALIE [21]: Alignment Error The ALIE indicates the frame stored in the data buffer pointed by Rx descriptor is not a multiple of byte. 1'b0: The frame is a multiple of byte. 1'b1: The frame is not a multiple of byte. RXGD [20]: Frame Reception Complete The RXGD indicates the frame reception has completed and stored in the data buffer pointed by Rx descriptor. 1'b0: The frame reception not complete yet. 1'b1: The frame reception completed. PTLE [19]: Packet Too Long The PTLE indicates the frame stored in the data buffer pointed by Rx descriptor is a long frame (frame length is greater than 1518 bytes). 1'b0: The frame is not a long frame. 1'b1: The frame is a long frame. CRCE [17]: CRC Error The CRCE indicates the frame stored in the data buffer pointed by Rx descriptor incurred CRC error. 1'b0: The frame doesn't incur CRC error. 1'b1: The frame incurred CRC error. - 95 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG RXINTR [16]: Receive Interrupt The RXINTR indicates the frame stored in the data buffer pointed by Rx descriptor caused an interrupt condition. 1'b0: The frame doesn't cause an interrupt. 1'b1: The frame caused an interrupt. RBC [15:0]: Receive Byte Count The RBC indicates the byte count of the frame stored in the data buffer pointed by Rx descriptor. The four bytes CRC field is also included in the receive byte count. But if the SPCRC of register MCMDR is enabled, the four bytes CRC field will be excluded from the receive byte count. Rx Descriptor Word 1 31 23 15 7 30 22 14 6 29 21 13 5 RXBSA RXBSA [31:2]: Receive Buffer Starting Address The RXBSA indicates the starting address of the receive frame buffer. The RXBSA is used to be the bit 31 to 2 of memory address. In other words, the starting address of the receive frame buffer always located at word boundary. BO [1:0]: Byte Offset The BO indicates the byte offset from RXBSA where the received frame begins to store. If the BO is 2'b01, the starting address where the received frame begins to store is RXBSA+2'b01, and so on. 28 RXBSA 20 RXBSA 12 RXBSA 4 3 2 1 BO 0 11 10 9 8 19 18 17 16 27 26 25 24 - 96 - W90N745CD/W90N745CDG Rx Descriptor Word 2 31 23 15 7 30 22 14 6 29 21 13 5 28 Reserved 20 Reserved 12 Reserved 4 Reserved The Rx descriptor word 2 keeps obsolete information for MAC translation. Therefore, these information bits are undefined and should be ignored. 3 2 1 0 11 10 9 8 19 18 17 16 27 26 25 24 Rx Descriptor Word 3 31 23 15 7 30 22 14 6 29 21 13 5 28 NRXDSA 20 NRXDSA 12 NRXDSA 4 NRXDSA 3 2 1 0 11 10 9 8 19 18 17 16 27 26 25 24 NRXDSA [31:0]: Next Rx Descriptor Starting Address The Rx descriptor is a link-list data structure. Consequently, NRXDSA is used to keep the starting address of the next Rx descriptor. The bits [1:0] will be ignored by EMC. So, all Rx descriptor must locate at word boundary memory address. - 97 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.5.1.2. Tx Buffer Descriptor 33 10 O 11 65 Reserved 3210 I CP BO Transmit Buffer Starting Address Tx Status Transmit Byte Count Next Tx Descriptor Starting Address Tx Descriptor Word 0 31 Owner 23 15 7 22 14 6 21 13 5 Reserved Owner [31]: Ownership The ownership field defines which one, the CPU or EMC, is the owner of each Tx descriptor. Only the owner has right to modify the Tx descriptor and the other can read the Tx descriptor only. 0: The owner is CPU 1: The owner is EMC If the O=1'b1 indicates the EMC TxDMA is the owner of Tx descriptor and the Tx descriptor is available for frame transmission. After the frame transmission completed, EMC TxDMA modify ownership field to 1'b0 and return the ownership of Tx descriptor to CPU. If the O=1'b0 indicates the CPU is the owner of Tx descriptor. After the CPU prepares new frame to wait transmission, it modifies the ownership field to 1'b1 and releases the Tx descriptor to EMC TxDMA. IntEn [2]: Transmit Interrupt Enable The IntEn controls the interrupt trigger circuit after the frame transmission completed. If the IntEn is enabled, the EMC will trigger interrupt after frame transmission completed. Otherwise, the interrupt doesn't be triggered. 1'b0: Frame transmission interrupt is masked. 1'b1: Frame transmission interrupt is enabled. 20 12 4 30 29 28 27 Reserved 19 Reserved 11 Reserved 3 2 IntEn 1 CRCApp 0 PadEn 10 9 8 18 17 16 26 25 24 - 98 - W90N745CD/W90N745CDG CRCApp [1]: CRC Append The CRCApp control the CRC append during frame transmission. If CRCApp is enabled, the 4-bytes CRC checksum will be appended to frame at the end of frame transmission. 1'b0: 4-bytes CRC appending is disabled. 1'b1: 4-bytes CRC appending is enabled. PadEN [0]: Padding Enable The PadEN control the PAD bits appending while the length of transmission frame is less than 60 bytes. If PadEN is enabled, EMC does the padding automatically. 1'b0: PAD bits appending is disabled. 1'b1: PAD bits appending is enabled. Tx Descriptor Word 1 31 23 15 7 30 22 14 6 29 21 13 5 TXBSA 28 TXBSA 20 TXBSA 12 TXBSA 4 3 2 1 BO 0 11 10 9 8 19 18 17 16 27 26 25 24 TXBSA [31:2]: Transmit Buffer Starting Address The TXBSA indicates the starting address of the transmit frame buffer. The TXBSA is used to be the bit 31 to 2 of memory address. In other words, the starting address of the transmit frame buffer always located at word boundary. BO [1:0]: Byte Offset The BO indicates the byte offset from TXBSA where the transmit frame begins to read. If the BO is 2'b01, the starting address where the transmit frame begins to read is TXBSA+2'b01, and so on. - 99 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Tx Descriptor Word 2 31 23 LC 15 7 30 CCNT 22 TXABT 14 6 21 NCS 13 5 20 EXDEF 12 TBC 4 TBC 3 2 1 0 29 28 27 Reserved 26 SQE 18 Reserved 25 PAU 17 DEF 9 24 TXHA 16 TXINTR 8 19 TXCP 11 10 CCNT [31:28]: Collision Count The CCNT indicates the how many collision occurred consecutively during a packet transmission. If the packet incurred 16 consecutive collisions during transmission, the CCNT will be 4'h0 and bit TXABT will be set to 1. SQE [26]: SQE Error The SQE indicates the SQE error found at end of packet transmission on 10Mbps half-duplex mode. The SQE error check will only be done while both bit EnSQE of MCMDR is enabled and EMC is operating on 10Mbps half-duplex mode. 1'b0: No SQE error found at end of packet transmission. 1'b0: SQE error found at end of packet transmission. PAU [25]: Transmission Paused THE PAU INDICATES THE NEXT NORMAL PACKET transmission process will be paused temporally because EMC received a PAUSE control frame, or S/W set bit SDPZ of MCMDR and make EMC to transmit a PAUSE control frame out. 1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be paused. TXHA [24]: Transmission Halted The TXHA indicates the next normal packet transmission process will be halted because the bit TXON of MCMDR is disabled be S/W. 1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be halted. - 100 - W90N745CD/W90N745CDG LC [23]: Late Collision The LC indicates the collision occurred in the outside of 64 bytes collision window. This means after the 64 bytes of a frame has transmitted out to the network, the collision still occurred. The late collision check will only be done while EMC is operating on half-duplex mode. 1'b0: No collision occurred in the outside of 64 bytes collision window. 1'b1: Collision occurred in the outside of 64 bytes collision window. TXABT [22]: Transmission Abort The TXABT indicates the packet incurred 16 consecutive collisions during transmission, and then the transmission process for this packet is aborted. The transmission abort is only available while EMC is operating on half-duplex mode. 1'b0: Packet doesn't incur 16 consecutive collisions during transmission. 1'b1: Packet incurred 16 consecutive collisions during transmission. NCS [21]: No Carrier Sense The NCS indicates the MII I/F signal CRS doesn't active at the start of or during the packet transmission. The NCS is only available while EMC is operating on half-duplex mode. 1'b0: CRS signal actives correctly. 1'b1: CRS signal doesn't active at the start of or during the packet transmission. EXDEF [20]: Defer Exceed The EXDEF indicates the frame waiting for transmission has deferred over 0.32768ms on 100Mbps mode, or 3.2768ms on 10Mbps mode. The deferral exceed check will only be done while bit NDEF of MCMDR is disabled, and EMC is operating on half-duplex mode. 1'b0: Frame waiting for transmission has not deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps). 1'b1: Frame waiting for transmission has deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps). TXCP [19]: Transmission Complete The TXCP indicates the packet transmission has completed correctly. 1'b0: The packet transmission doesn't complete. 1'b1: The packet transmission has completed. DEF [17]: Transmission Deferred The DEF indicates the packet transmission has deferred once. The DEF is only available while EMC is operating on half-duplex mode. 1'b0: Packet transmission doesn't defer. 1'b1: Packet transmission has deferred once. - 101 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG TXINTR [16]: Transmit Interrupt The TXINTR indicates the packet transmission caused an interrupt condition. 1'b0: The packet transmission doesn't cause an interrupt. 1'b1: The packet transmission caused an interrupt. TBC [15:0]: Transmit Byte Count The TBC indicates the byte count of the frame stored in the data buffer pointed by Tx descriptor for transmission. Tx Descriptor Word 3 31 23 15 7 30 22 14 6 29 21 13 5 28 NTXDSA 20 NTXDSA 12 NTXDSA 4 NTXDSA NTXDSA [31:0]: Next Tx Descriptor Starting Address The Tx descriptor is a link-list data structure. Consequently, NTXDSA is used to keep the starting address of the next Tx descriptor. The bits [1:0] will be ignored by EMC. So, all Tx descriptor must locate at word boundary memory address. 3 2 1 0 11 10 9 8 19 18 17 16 27 26 25 24 - 102 - W90N745CD/W90N745CDG 6.5.2 EMC Register Mapping The EMC implements many registers and the registers are separated into three types, the control registers, the status registers and diagnostic registers. The control registers are used by S/W to pass control information to EMC. The status registers are used to keep EMC operation status for S/W. And, the diagnostic registers are used for debug only. EMC Registers REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CONTROL REGISTERS (44) CAMCMR CAMEN CAM0M CAM0L CAM1M CAM1L CAM2M CAM2L CAM3M CAM3L CAM4M CAM4L CAM5M CAM5L CAM6M CAM6L CAM7M CAM7L CAM8M CAM8L CAM9M CAM9L CAM10M CAM10L CAM11M CAM11L 0xFFF0_3000 0xFFF0_3004 0xFFF0_3008 0xFFF0_300C 0xFFF0_3010 0xFFF0_3014 0xFFF0_3018 0xFFF0_301C 0xFFF0_3020 0xFFF0_3024 0xFFF0_3028 0xFFF0_302C 0xFFF0_3030 0xFFF0_3034 0xFFF0_3038 0xFFF0_303C 0xFFF0_3040 0xFFF0_3044 0xFFF0_3048 0xFFF0_304C 0xFFF0_3050 0xFFF0_3054 0xFFF0_3058 0xFFF0_305C 0xFFF0_3060 0xFFF0_3064 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W CAM Command Register CAM Enable Register CAM0 Most Significant Word Register CAM0 Least Significant Word Register CAM1 Most Significant Word Register CAM1 Least Significant Word Register CAM2 Most Significant Word Register CAM2 Least Significant Word Register CAM3 Most Significant Word Register CAM3 Least Significant Word Register CAM4 Most Significant Word Register CAM4 Least Significant Word Register CAM5 Most Significant Word Register CAM5 Least Significant Word Register CAM6 Most Significant Word Register CAM6 Least Significant Word Register CAM7 Most Significant Word Register CAM7 Least Significant Word Register CAM8 Most Significant Word Register CAM8 Least Significant Word Register CAM9 Most Significant Word Register CAM9 Least Significant Word Register CAM10 Most Significant Word Register CAM10 Least Significant Word Register CAM11 Most Significant Word Register CAM11 Least Significant Word Register 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 - 103 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CONTROL REGISTERS (44) CAM12M CAM12L CAM13M CAM13L CAM14M CAM14L CAM15M CAM15L TXDLSA RXDLSA MCMDR MIID MIIDA FFTCR TSDR RSDR DMARFC MIEN MISTA MGSTA MPCNT MRPC MRPCC MREPC DMARFS 0xFFF0_3068 0xFFF0_306C 0xFFF0_3070 0xFFF0_3074 0xFFF0_3078 0xFFF0_307C 0xFFF0_3080 0xFFF0_3084 0xFFF0_3088 0xFFF0_308C 0xFFF0_3090 0xFFF0_3094 0xFFF0_3098 0xFFF0_309C 0xFFF0_30A0 0xFFF0_30A4 0xFFF0_30A8 0xFFF0_30AC 0xFFF0_30B0 0xFFF0_30B4 0xFFF0_30B8 0xFFF0_30BC 0xFFF0_30C0 0xFFF0_30C4 0xFFF0_30C8 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W W W R/W R/W R/W R/W R/W R R R R/W CAM12 Most Significant Word Register CAM12 Least Significant Word Register CAM13 Most Significant Word Register CAM13 Least Significant Word Register CAM14 Most Significant Word Register CAM14 Least Significant Word Register CAM15 Most Significant Word Register CAM15 Least Significant Word Register Transmit Descriptor Link List Start Address Register Receive Descriptor Link List Start Address Register MAC Command Register MII Management Data Register MII Management Control and Address Register FIFO Threshold Control Register Transmit Start Demand Register Receive Start Demand Register Maximum Receive Frame Control Register MAC Interrupt Enable Register MAC Interrupt Status Register MAC General Status Register Missed Packet Count Register MAC Receive Pause Count Register MAC Receive Pause Current Count Register MAC Remote Pause Count Register DMA Receive Frame Status Register 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0xFFFF_FFFC 0xFFFF_FFFC 0x0000_0000 0x0000_0000 0x0090_0000 0x0000_0101 Undefined Undefined 0x0000_0800 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_7FFF 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 Status Registers (11) - 104 - W90N745CD/W90N745CDG Continued. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE Status Registers (11) CTXDSA CTXBSA CRXDSA CRXBSA 0xFFF0_30CC 0xFFF0_30D0 0xFFF0_30D4 0xFFF0_30D8 R R R R Current Transmit Descriptor Start Address Register Current Transmit Buffer Start Address Register Current Receive Descriptor Start Address Register Current Receive Buffer Start Address Register Receive Finite State Machine Register Transmit Finite State Machine Register Finite State Machine Register 0 Finite State Machine Register 1 Debug Configuration Register Debug Mode MAC Information Register BIST Mode Register 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 Diagnostic Registers (7) RXFSM TXFSM FSM0 FSM1 DCR DMMIR BISTR 0xFFF0_3200 0xFFF0_3204 0xFFF0_3208 0xFFF0_320C 0xFFF0_3210 0xFFF0_3214 0xFFF0_3300 R R R R R/W R R/W 0x0081_1101 0x0101_1101 0x0001_0101 0x1100_0100 0x0000_003F 0x0000_0000 0x0000_0000 - 105 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.5.2.1. Register Details CAM Command Register (CAMCMR) The EMC of W90N745 supports CAM function for destination MAC address recognition. The CAMCMR control the CAM comparison function, and unicast, multicast, and broadcast packet reception. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CAMCMR 0xFFF0_3000 R/W CAM Command Register 0x0000_0000 31 23 15 7 30 22 14 6 Reserved 29 21 13 5 28 20 12 4 ECMP 27 Reserved 19 Reserved 11 Reserved 3 CCAM 26 18 10 2 ABP 25 17 9 1 AMP 24 16 8 0 AUP BITS DESCRIPTIONS [31:5] Reserved The ECMP(Enable CAM Compare) controls the enable of CAM comparison function for destination MAC address recognition. If S/W wants to receive a packet with specific destination MAC address, configures the MAC address into anyone of 16 CAM entries, then enables that CAM entry and set ECMP to 1. 1'b0: Disable CAM comparison function for destination MAC address recognition. 1'b1: Enable CAM comparison function for destination MAC address recognition. The CCAM(Complement CAM Compare) controls the complement of the CAM comparison result. If the ECMP and CCAM are both enabled, the incoming packet with specific destination MAC address configured in CAM entry will be dropped. And the incoming packet with destination MAC address doesn't configured in any CAM entry will be received. 1'b0: The CAM comparison result doesn't be complemented. 1'b1: The CAM comparison result will be complemented. [4] ECMP [3] CCAM - 106 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [2] ABP The Accept Broadcast Packet controls the broadcast packet reception. If ABP is enabled, EMC receives all incoming packet it's destination MAC address is a broadcast address. 1'b0: EMC receives packet depends on the CAM comparison result. 1'b1: EMC receives all broadcast packets. The Accept Multicast Packet controls the multicast packet reception. If AMP is enabled, EMC receives all incoming packet it's destination MAC address is a multicast address. 1'b0: EMC receives packet depends on the CAM comparison result. 1'b1: EMC receives all multicast packets. The Accept Unicast Packet controls the unicast packet reception. If AUP is enabled, EMC receives all incoming packet it's destination MAC address is a unicast address. 1'b0: EMC receives packet depends on the CAM comparison result. 1'b1: EMC receives all unicast packets. [1] AMP [0] AUP CAMCMR SETTING AND COMPARISON RESULT CAMCMR Setting and Comparison Result The following table is the address recognition result in different CAMCMR configuration. The column Result shows the incoming packet type that can pass the address recognition in specific CAM configuration. The C, U, M and B represents the: C: It indicates the destination MAC address of incoming packet has been configured in CAM entry. U: It indicates the incoming packet is a unicast packet. M: It indicates the incoming packet is a multicast packet. B: It indicates the incoming packet is a broadcast packet. - 107 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG ECMP CCAM AUP AMP ABP RESULT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 B M M C C C C C C C C C C C C C C C C C C C C U U U U C C C C No Packet B U U U U U U U U U U U U B M N U U U U M M M M U U U U B M M B B B B M M M M B B B B B B B M M M M M M M M M M B B B B B B B B B - 108 - W90N745CD/W90N745CDG CAM Enable Register (CAMEN) The CAMEN controls the validation of each CAM entry. Each CAM entry must be enabled first before it can participate in the destination MAC address recognition. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CAMEN 0xFFF0_3004 R/W CAM Enable Register 0x0000_0000 31 23 15 7 CAM7EN 30 22 14 6 CAM6EN 29 21 13 5 CAM5EN 28 Reserved 20 Reserved 12 4 CAM4EN 27 19 11 3 CAM3EN 26 18 10 2 CAM2EN 25 17 9 CAM9EN 1 CAM1EN 24 16 8 CAM8EN 0 CAM0EN CAM15EN CAM14EN CAM13EN CAM12EN CAM11EN CAM10EN BITS DESCRIPTIONS [31:16] CAM15EN Reserved The CAM entry 13, 14 and 15 are for PAUSE control frame transmission. If S/W wants to transmit a PAUSE control frame out to network, the enable bits of these three CAM entries all must be enabled first. CAM entry 12 is enabled [15:13] CAM14EN CAM13EN [12] CAM12EN 1'b0: CAM entry 12 disabled. 1'b1: CAM entry 12 enabled. CAM entry 11 is enabled [11] CAM11EN 1'b0: CAM entry 11 disabled. 1'b1: CAM entry 11 enabled. CAM entry 10 is enabled [10] CAM10EN 1'b0: CAM entry 10 disabled. 1'b1: CAM entry 10 enabled. - 109 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS CAM entry 9 is enabled [9] CAM9EN 1'b0: CAM entry 9 disabled. 1'b1: CAM entry 9 enabled. CAM entry 8 is enabled [8] CAM8EN 1'b0: CAM entry 8 disabled. 1'b1: CAM entry 8 enabled. CAM entry 7 is enabled [7] CAM7EN 1'b0: CAM entry 7 disabled. 1'b1: CAM entry 7 enabled. CAM entry 6 is enabled [6] CAM6EN 1'b0: CAM entry 6 disabled. 1'b1: CAM entry 6 enabled. CAM entry 5 is enabled [5] CAM5EN 1'b0: CAM entry 5 disabled. 1'b1: CAM entry 5 enabled. CAM entry 4 is enabled [4] CAM4EN 1'b0: CAM entry 4 disabled. 1'b1: CAM entry 4 enabled. CAM entry 3 is enabled [3] CAM3EN 1'b0: CAM entry 3 disabled. 1'b1: CAM entry 3 enabled. CAM entry 2 is enabled [2] CAM2EN 1'b0: CAM entry 2 disabled. 1'b1: CAM entry 2 enabled. CAM entry 1 is enabled [1] CAM1EN 1'b0: CAM entry 1 disabled. 1'b1: CAM entry 1 enabled. CAM entry 0 is enabled [0] CAM0EN 1'b0: CAM entry 0 disabled. 1'b1: CAM entry 0 enabled. - 110 - W90N745CD/W90N745CDG CAM Entry Registers (CAMxx) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CAM0M CAM0L CAM1M CAM1L CAM2M CAM2L CAM3M CAM3L CAM4M CAM4L CAM5M CAM5L CAM6M CAM6L CAM7M CAM7L CAM8M CAM8L CAM9M CAM9L CAM10M CAM10L CAM11M CAM11L CAM12M CAM12L CAM13M CAM13L CAM14M CAM14L CAM15M CAM15L 0xFFF0_3008 0xFFF0_300C 0xFFF0_3010 0xFFF0_3014 0xFFF0_3018 0xFFF0_301C 0xFFF0_3020 0xFFF0_3024 0xFFF0_3028 0xFFF0_302C 0xFFF0_3030 0xFFF0_3034 0xFFF0_3038 0xFFF0_303C 0xFFF0_3040 0xFFF0_3044 0xFFF0_3048 0xFFF0_304C 0xFFF0_3050 0xFFF0_3054 0xFFF0_3058 0xFFF0_305C 0xFFF0_3060 0xFFF0_3064 0xFFF0_3068 0xFFF0_306C 0xFFF0_3070 0xFFF0_3074 0xFFF0_3078 0xFFF0_307C 0xFFF0_3080 0xFFF0_3084 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W CAM0 Most Significant Word Register CAM0 Least Significant Word Register CAM1 Most Significant Word Register CAM1 Least Significant Word Register CAM2 Most Significant Word Register CAM2 Least Significant Word Register CAM3 Most Significant Word Register CAM3 Least Significant Word Register CAM4 Most Significant Word Register CAM4 Least Significant Word Register CAM5 Most Significant Word Register CAM5 Least Significant Word Register CAM6 Most Significant Word Register CAM6 Least Significant Word Register CAM7 Most Significant Word Register CAM7 Least Significant Word Register CAM8 Most Significant Word Register CAM8 Least Significant Word Register CAM9 Most Significant Word Register CAM9 Least Significant Word Register CAM10 Most Significant Word Register CAM10 Least Significant Word Register CAM11 Most Significant Word Register CAM11 Least Significant Word Register CAM12 Most Significant Word Register CAM12 Least Significant Word Register CAM13 Most Significant Word Register CAM13 Least Significant Word Register CAM14 Most Significant Word Register CAM14 Least Significant Word Register CAM15 Most Significant Word Register CAM15 Least Significant Word Register 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 - 111 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG CAMxM 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 MAC Address Byte 5 (MSB) MAC Address Byte 4 MAC Address Byte 3 MAC Address Byte 2 BITS DESCRIPTIONS [31:0] CAMxM The CAMxM(CAMx Most Significant Word) keeps the bit 47~16 of MAC address. The x can be the 0~14. The register pair {CAMxM, CAMxL} represents a CAM entry and can keep a MAC address. For example, if the MAC address 00-50-BA-33-BA-44 is kept in CAM entry 1, the register CAM1M is 32'h0050_BA33 and CAM1L is 32'hBA44_0000. - 112 - W90N745CD/W90N745CDG CAMxL 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 19 11 Reserved 3 Reserved 2 1 0 26 18 10 25 17 9 24 16 8 MAC Address Byte 1 MAC Address Byte 0 (LSB) BITS DESCRIPTIONS [31:16] CAMxL The CAMxL(CAMx Least Significant Word) keeps the bit 15~0 of MAC address. The x can be the 0~14. The register pair {CAMxM, CAMxL} represents a CAM entry and can keep a MAC address. For example, if the MAC address 00-50-BA-33-BA-44 is kept in CAM entry 1, the register CAM1M is 32'h0050_BA33 and CAM1L is 32'hBA44_0000. - [15:0] Reserved CAM15M 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 19 11 3 OP-Code 26 18 10 2 25 17 9 1 24 16 8 0 Length/Type (MSB) Length/Type OP-Code (MSB) - 113 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTIONS Length/Type Field of PAUSE Control Frame [31:0] Length/Type In the PAUSE control frame, a length/type field is defined and will be 16'h8808. OP Code Field of PAUSE Control Frame [15:0] OP-Code In the PAUSE control frame, an op code field is defined and will be 16'h0001. CAM15L 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 19 Operand 11 Reserved 3 Reserved 2 1 0 10 9 8 26 18 25 17 24 16 Operand (MSB) BITS DESCRIPTIONS [31:16] Operand Pause Parameter, In the PAUSE control frame, an operand field is defined and controls how much time the destination Ethernet MAC Controller is paused. The unit of the operand is the slot time, the 512 bits time. Reserved [15:0] - 114 - W90N745CD/W90N745CDG Transmit Descriptor Link List Start Address Register (TXDLSA) The Tx descriptor defined in EMC is a link-list data structure. The TXDLSA keeps the starting address of this link-list. In other words, the TXDLSA keeps the starting address of the 1st Tx descriptor. S/W must configure TXDLSA before enable bit TXON of MCMDR register. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE TXDLSA 0xFFF0_3088 R/W Transmit Descriptor Link List Start Address Register 0xFFFF_FFFC 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 TXDLSA 19 TXDLSA 11 TXDLSA 3 TXDLSA 26 18 10 2 25 17 9 1 24 16 8 0 BITS DESCRIPTIONS [31:0] TXDLSA The TXDLSA(Transmit Descriptor Link-List Start Address) keeps the start address of transmit descriptor link-list. If the S/W enables the bit TXON of MCMDR register, the content of TXDLSA will be loaded into the current transmit descriptor start address register (CTXDSA). The TXDLSA doesn't be updated by EMC. During the operation, EMC will ignore the bits [1:0] of TXDLSA. This means that each Tx descriptor always must locate at word boundary memory address. Receive Descriptor Link List Start Address Register (RXDLSA) The Rx descriptor defined in EMC is a link-list data structure. The RXDLSA keeps the starting address of this link-list. In other words, the RXDLSA keeps the starting address of the 1st Rx descriptor. S/W must configure RXDLSA before enable bit RXON of MCMDR register. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE RXDLSA 0xFFF0_308C R/W Receive Descriptor Link List Start Address Register 0xFFFF_FFFC - 115 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 RXDLSA RXDLSA RXDLSA RXDLSA BITS DESCRIPTIONS [31:0] RXDLSA The RXDLSA(Receive Descriptor Link-List Start Address) keeps the start address of receive descriptor link-list. If the S/W enables the bit RXON of MCMDR register, the content of RXDLSA will be loaded into the current receive descriptor start address register (CRXDSA). The RXDLSA doesn't be updated by EMC. During the operation, EMC will ignore the bits [1:0] of RXDLSA. This means that each Rx descriptor always must locate at word boundary memory address. MAC Command Register (MCMDR) The MCMDR provides the control information for EMC. Some command settings affect both frame transmission and reception, such as bit FDUP, the full/half duplex mode selection, or bit OPMOD, the 100/10M bps mode selection. Some command settings control frame transmission and reception separately, likes bit TXON and RXON. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE MCMDR 31 23 0xFFF0_3090 30 22 14 6 29 21 LBK 13 R/W MAC Command Register 28 Reserved 20 OPMOD 12 4 AEP 19 EnMDC 11 3 ACP 18 FDUP 10 2 ARP 17 27 26 25 0x0000_0000 24 SWR 16 SDPZ 8 TXON 0 RXON EnSQE 9 NDEF 1 ALP Reserved 15 7 Reserved Reserved 5 SPCRC - 116 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:25] Reserved The SWR (Software Reset) implements a reset function to make the EMC return default state. The SWR is a self-clear bit. This means after the software reset finished, the SWR will be cleared automatically. Enable SWR can also reset all control and status registers, except for OPMOD bit of MCMDR register. The EMC re-initial is needed after the software reset completed. 1'b0: Software reset completed. 1'b1: Enable software reset. [24] SWR [23:22] Reserved The LBK (Internal Loop Back Select) enables the EMC operating on internal loop-back mode. If the LBK is enabled, the packet transmitted out will be loop-backed to Rx. If the EMC is operating on internal loop-back mode, it also means the EMC is operating on fullduplex mode and the value of FDUP of MCMDR register is ignored. Beside, the LBK doesn't be affected by SWR bit. 1'b0: The EMC operates in normal mode. 1'b1: The EMC operates in internal loop-back mode. The Operation Mode Select defines the EMC is operating on 10M or 100M bps mode. The OPMOD doesn't be affected by SWR bit. 1'b0: The EMC operates on 10Mbps mode. 1'b1: The EMC operates on 100Mbps mode. The Enable MDC Clock Generation controls the MDC clock generation for MII Management Interface. If the EnMDC is set to 1, the MDC clock generation is enabled. Otherwise, the MDC clock generation is disabled. Consequently, if S/W wants to access the registers of external PHY through MII Management Interface, the EnMDC must be set to high. 1'b0: Disable MDC clock generation. 1'b1: Enable MDC clock generation. The Full Duplex Mode Select controls that EMC is operating on full or half duplex mode. 1'b0: The EMC operates on half duplex mode. 1'b1: The EMC operates on full duplex mode. [21] LBK [20] OPMOD [19] EnMDC [18] FDUP - 117 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [17] EnSQE The Enable SQE Checking controls the enable of SQE checking. The SQE checking is only available while EMC is operating on 10M bps and half duplex mode. In other words, the EnSQE cannot affect EMC operation, if the EMC is operating on 100M bps or full duplex mode. 1'b0: Disable SQE checking while EMC is operating on 10Mbps and half duplex mode. 1'b1: Enable SQE checking while EMC is operating on 10Mbps and half duplex mode. The Send PAUSE Frame controls the PAUSE control frame transmission. If S/W wants to send a PAUSE control frame out, the CAM entry 13, 14 and 15 must be configured first and the corresponding CAM enable bit of CAMEN register also must be set. Then, set SDPZ to 1 enables the PAUSE control frame transmission. [16] SDPZ The SDPZ is a self-clear bit. This means after the PAUSE control frame transmission has completed, the SDPZ will be cleared automatically. It is recommended that only enables SPDZ while EMC is operating on full duplex mode. 1'b0: The PAUSE control frame transmission has completed. 1'b1: Enable EMC to transmit a PAUSE control frame out. [15:10] Reserved The No Defer controls the enable of deferral exceed counter. If NDEF is set to high, the deferral exceed counter is disabled. The NDEF is only useful while EMC is operating on half duplex mode. 1'b0: The deferral exceed counter is enabled. 1'b1: The deferral exceed counter is disabled. [9] NDEF - 118 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS The Frame Transmission ON controls the normal packet transmission of EMC. If the TXON is set to high, the EMC starts the packet transmission process, including the Tx descriptor fetching, packet transmission and Tx descriptor modification. [8] TXON It is must to finish EMC initial sequence before enable TXON. Otherwise, the EMC operation is undefined. If the TXON is disabled during EMC is transmitting a packet out, the EMC stops the packet transmission process after the current packet transmission finished. 1'b0: The EMC stops packet transmission process. 1'b1: The EMC starts packet transmission process. [7:6] Reserved The Strip CRC Checksum controls if the length of incoming packet is calculated with 4 bytes CRC checksum. If the SPCRC is set to high, 4 bytes CRC checksum is excluded from length calculation of incoming packet. 1'b0: The 4 bytes CRC checksum is included in packet length calculation. 1'b1: The 4 bytes CRC checksum is excluded in packet length calculation. The Accept CRC Error Packet controls the EMC accepts or drops the CRC error packet. If the AEP is set to high, the incoming packet with CRC error will be received by EMC as a good packet. 1'b0: The CRC error packet will be dropped by EMC. 1'b1: The CRC error packet will be accepted by EMC. The Accept Control Packet controls the control frame reception. If the ACP is set to high, the EMC will accept the control frame. Otherwise, the control frame will be dropped. [3] ACP It is recommended that S/W only enable AEP while EMC is operating on full duplex mode. 1'b0: The control frame will be dropped by EMC. 1'b1: The control frame will be accepted by EMC. [5] SPCRC [4] AEP - 119 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS The Accept Runt Packet controls the runt packet, which length is less than 64 bytes, reception. If the ARP is set to high, the EMC will accept the runt packet. [2] ARP Otherwise, the runt packet will be dropped. 1'b0: The runt packet will be dropped by EMC. 1'b1: The runt packet will be accepted by EMC. The Accept Long Packet controls the long packet, which packet length is greater than 1518 bytes, reception. If the ALP is set to high, the EMC will accept the long packet. [1] ALP Otherwise, the long packet will be dropped. 1'b0: The long packet will be dropped by EMC. 1'b1: The long packet will be accepted by EMC. The Frame Reception ON controls the normal packet reception of EMC. If the RXON is set to high, the EMC starts the packet reception process, including the Rx descriptor fetching, packet reception and Rx descriptor modification. [0] RXON It is must to finish EMC initial sequence before enable RXON. Otherwise, the EMC operation is undefined. If the RXON is disabled during EMC is receiving an incoming packet, the EMC stops the packet reception process after the current packet reception finished. 1'b0: The EMC stops packet reception process. 1'b1: The EMC starts packet reception process. - 120 - W90N745CD/W90N745CDG MII Management Data Register (MIID) The EMC provides MII management function to access the control and status registers of the external PHY. The MIID register is used to store the data that will be written into the registers of external PHY for write command or the data that is read from the registers of external PHY for read command. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE MIID 0xFFF0_3094 R/W MII Management Data Register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 MIIData 4 MIIData 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 Reserved Reserved BITS DESCRIPTIONS [31:16] Reserved The MII Management Data is the 16 bits data that will be written into the registers of external PHY for MII Management write command or the data from the registers of external PHY for MII Management read command. [15:0] MIIData - 121 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG MII Management Control and Address Register (MIIDA) The EMC provides MII management function to access the control and status registers of the external PHY. The MIIDA register is used to keep the MII management command information, like the register address, external PHY address, MDC clocking rate, read/write etc. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE MIIDA 0xFFF0_3098 R/W MII Management Control and Address Register 0x0090_0000 31 23 15 7 30 22 MDCCR 14 Reserved 6 Reserved 29 21 13 5 28 20 12 4 27 Reserved 19 MDCON 11 3 26 18 PreSP 10 PHYAD 2 PHYRAD 25 17 BUSY 9 1 24 16 Write 8 0 BITS DESCRIPTIONS [31:24] Reserved The MDC Clock Rating controls the MDC clock rating for MII Management I/F. Depend on the IEEE Std. 802.3 clause 22.2.2.11, the minimum period for MDC shall be 400ns. In other words, the maximum frequency for MDC is 2.5MHz. The MDC is divided from the AHB bus clock, the HCLK. Consequently, for different HCLKs the different ratios are required to generate appropriate MDC clock. The following table shows relationship between HCLK and MDC clock in different MDCCR configurations. The THCLK indicates the period of HCLK. The MDC Clock ON Always controls the MDC clock generation. If the MDCON is set to high, the MDC clock actives always. Otherwise, the MDC will only active while S/W issues a MII management command. 1'b0: The MDC clock will only active while S/W issues a MII management command. 1'b1: The MDC clock actives always. [23:20] MDCCR [19] MDC - 122 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [18] PreSP The Preamble Suppress controls the preamble field generation of MII management frame. If the PreSP is set to high, the preamble field generation of MII management frame is skipped. 1'b0: Preamble field generation of MII management frame is not skipped. 1'b1: Preamble field generation of MII management frame is skipped. The Busy Bit controls the enable of the MII management frame generation. If S/W wants to access registers of external PHY, it set BUSY to high and EMC generates the MII management frame to external PHY through MII Management I/F. [17] BUSY The BUSY is a self-clear bit. This means the BUSY will be cleared automatically after the MII management command finished. 1'b0: The MII management has finished. 1'b1: Enable EMC to generate a MII management command to external PHY. The Write Command defines the MII management command is a read or write. 1'b0: The MII management command is a read command. 1'b1: The MII management command is a write command. [16] Write [15:13] [12:8] [7:5] [4:0] PHYAD Reserved PHYRAD Reserved The PHY Address keeps the address to differentiate which external PHY is the target of the MII management command. The PHY Register Address keeps the address to indicate which register of external PHY is the target of the MII management command. - 123 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG MDCCR [23:20] MDC CLOCK PERIOD MDC CLOCK FREQUENCY 4'b0000 4'b0001 4'b0010 4'b0011 4'b0100 4'b0101 4'b0110 4'b0111 4'b1000 4'b1001 4'b1010 4'b1011 4'b1100 4'b1101 4'b1110 4'b1111 4 x THCLK 6 x THCLK 8 x THCLK 12 x THCLK 16 x THCLK 20 x THCLK 24 x THCLK 28 x THCLK 30 x THCLK 32 x THCLK 36 x THCLK 40 x THCLK 44 x THCLK 48 x THCLK 54 x THCLK 60 x THCLK HCLK/4 HCLK/6 HCLK/8 HCLK/12 HCLK/16 HCLK/20 HCLK/24 HCLK/28 HCLK/30 HCLK/32 HCLK/36 HCLK/40 HCLK/44 HCLK/48 HCLK/54 HCLK/60 - 124 - W90N745CD/W90N745CDG MII Management Function Frame Format In IEEE Std. 802.3 clause 22.2.4, the MII management function is defined. The MII management function is used for the purpose of controlling the PHY and gathering status from the PHY. The MII management frame format is shown as follow. MANAGEMENT FRAME FIELDS PRE READ WRITE 1...1 1...1 ST 01 01 OP 10 01 PHYAD AAAAA AAAAA REGAD RRRRR RRRRR TA Z0 10 DATA DDDDDDDDDDDDDDDD DDDDDDDDDDDDDDDD IDLE Z Z MII Management Function Configure Sequence READ WRITE 1. 2. 3. 4. 5. 6. 7. Set appropriate MDCCR. Set PHYAD and PHYRAD. Set Write to 1'b0 Set bit BUSY to 1'b1 to send a MII management frame out. Wait BUSY to become 1'b0. Read data from MIID register. Finish the read command. 1. 2. 3. 4. 5. 6. 7. Write data to MIID register Set appropriate MDCCR. Set PHYAD and PHYRAD. Set Write to 1'b1 Set bit BUSY to 1'b1 to send a MII management frame out. Wait BUSY to become 1'b0. Finish the write command. - 125 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG FIFO Threshold Control Register (FFTCR) The FFTCR defines the high and low threshold of internal FIFOs, including TxFIFO and RxFIFO. The threshold of internal FIFOs is related to EMC request generation and when the frame transmission starts. The FFTCR also defines the burst length of AHB bus cycle for system memory access. REGISTER ADDRESS R/W DESCRIPTION FIFO Threshold Control Register RESET VALUE FFTCR 0xFFF0_309C R/W 0x0000_0101 31 23 Reserved 15 7 30 22 14 6 29 21 BLength 13 Reserved 5 Reserved 28 20 12 4 27 19 11 3 26 18 10 2 25 17 Reserved 9 TxTHD 1 RxTHD 24 16 8 0 Reserved BITS DESCRIPTIONS [31:22] Reserved The DMA Burst Length defines the burst length of AHB bus cycle while EMC accesses system memory. 2'b00: 4 words 2'b01: 8 words 2'b10: 16 words 2'b11: 16 words - [21:20] Blength [19:10] Reserved - 126 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [9:8] TxTHD The TxFIFO Low Threshold controls when TxDMA requests internal arbiter for data transfer between system memory and TxFIFO. The TxTHD defines not only the low threshold of TxFIFO, but also the high threshold. The high threshold is the twice of low threshold always. During the packet transmission, if the TxFIFO reaches the high threshold, the TxDMA stops generate request to transfer frame data from system memory to TxFIFO. If the frame data in TxFIFO is less than low threshold, TxDMA starts to transfer frame data from system memory to TxFIFO. The TxTHD also defines when the TxMAC starts to transmit frame out to network. The TxMAC starts to transmit the frame out while the TxFIFO first time reaches the high threshold during the transmission of the frame. If the frame data length is less than TxFIFO high threshold, the TxMAC starts to transmit the frame out after the frame data are all inside the TxFIFO. 2'b00: Undefined. 2'b01: TxFIFO low threshold is 64B and high threshold is 128B. 2'b10: TxFIFO low threshold is 80B and high threshold is 160B. 2'b11: TxFIFO low threshold is 96B and high threshold is 192B. Reserved The RxFIFO High Threshold controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half of high threshold always. During the packet reception, if the RxFIFO reaches the high threshold, the RxDMA starts to transfer frame data from RxFIFO to system memory. If the frame data in RxFIFO is less than low threshold, RxDMA stops to transfer the frame data to system memory. 2'b00: Depend on the burst length setting. If the burst length is 8 words, high threshold is 8 words, too. 2'b01: RxFIFO high threshold is 64B and low threshold is 32B. 2'b10: RxFIFO high threshold is 128B and low threshold is 64B. 2'b11: RxFIFO high threshold is 192B and low threshold is 96B. [7:2] [1:0] RxTHD - 127 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Transmit Start Demand Register (TSDR) If the Tx descriptor is not available for use of TxDMA after the TXON of MCMDR register is enabled, the FSM (Finite State Machine) of TxDMA enters the Halt state and the frame transmission is halted. After the S/W has prepared the new Tx descriptor for frame transmission, it must issue a write command to TSDR register to make TxDMA leave Halt state and contiguous frame transmission. The TSDR is a write only register and read from this register is undefined. The write to TSDR register has took effect only while TxDMA stayed at Halt state. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE TSDR 0xFFF0_30A0 W Transmit Start Demand Register Undefined BITS DESCRIPTIONS [31:0] Reserved - Receive Start Demand Register (RSDR) If the Rx descriptor is not available for use of RxDMA after the RXON of MCMDR register is enabled, the FSM (Finite State Machine) of RxDMA enters the Halt state and the frame reception is halted. After the S/W has prepared the new Rx descriptor for frame reception, it must issue a write command to RSDR register to make RxDMA leave Halt state and contiguous frame reception. The RSDR is a write only register and read from this register is undefined. The write to RSDR register has took effect only while RxDMA stayed at Halt state. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE RSDR 0xFFF0_30A4 W Receive Start Demand Register Undefined BITS DESCRIPTIONS [31:0] Reserved -- - 128 - W90N745CD/W90N745CDG Maximum Receive Frame Control Register (DMARFC) The DMARFC defines the maximum frame length for a received frame that can be stored in the system memory. It is recommend that only use this register while S/W wants to receive a frame which length is greater than 1518 bytes. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE DMARFC 0xFFF0_30A8 R/W Maximum Register Receive Frame Control 0x0000_0800 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 RXMS 4 RXMS 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 Reserved Reserved BITS DESCRIPTIONS [31:16] Reserved The Maximum Receive Frame Length defines the maximum frame length for received frame. If the frame length of received frame is greater than RXMS, and bit EnDFO of MIEN register is also enabled, the bit DFOI of MISTA register is set and the Rx interrupt is triggered. It is recommended that only use RXMS to qualify the length of received frame while S/W wants to receive a frame which length is greater than 1518 bytes. [15:0] RXMS - 129 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG MAC Interrupt Enable Register (MIEN) The MIEN controls the enable of EMC interrupt status to generate interrupt. Two interrupts, RXINTR for frame reception and TXINTR for frame transmission, are generated from EMC to CPU. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE MIEN 0xFFF0_30AC R/W MAC Interrupt Enable Register 0x0000_0000 31 23 EnTDU 15 Reserved 7 EnMMP 30 22 EnLC 14 EnCFR 6 EnRP 29 21 EnTXABT 13 Reserved 5 EnALIE 28 Reserved 20 EnNCS 12 4 EnRXGD 27 19 EnEXDEF 11 EnRxBErr 3 EnPTLE 26 18 EnTXCP 10 EnRDU 2 EnRXOV 25 17 EnTXEMP 9 EnDEN 1 EnCRCE 24 EnTxBErr 16 EnTXINTR 8 EnDFO 0 EnRXINTR BITS DESCRIPTIONS [31:25] Reserved The Enable Transmit Bus Error Interrupt controls the TxBErr interrupt generation. If TxBErr of MISTA register is set, and both EnTxBErr and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTxBErr or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TxBErr of MISTA register is set. 1'b0: TxBErr of MISTA register is masked from Tx interrupt generation. 1'b1: TxBErr of MISTA register can participate in Tx interrupt generation. The Enable Transmit Descriptor Unavailable Interrupt controls the TDU interrupt generation. If TDU of MISTA register is set, and both EnTDU and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTDU or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TDU of MISTA register is set. 1'b0: TDU of MISTA register is masked from Tx interrupt generation. 1'b1: TDU of MISTA register can participate in Tx interrupt generation. [24] EnTxBErr [23] EnTDU - 130 - W90N745CD/W90N745CDG Continued BITS DESCRIPTIONS [22] EnLC The Enable Late Collision Interrupt controls the LC interrupt generation. If LC of MISTA register is set, and both EnLC and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnLC or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the LC of MISTA register is set. 1'b0: LC of MISTA register is masked from Tx interrupt generation. 1'b1: LC of MISTA register can participate in Tx interrupt generation. The Enable Transmit Abort Interrupt controls the TXABT interrupt generation. If TXABT of MISTA register is set, and both EnTXABT and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXABT or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXABT of MISTA register is set. 1'b0: TXABT of MISTA register is masked from Tx interrupt generation. 1'b1: TXABT of MISTA register can participate in Tx interrupt generation. The Enable No Carrier Sense Interrupt controls the NCS interrupt generation. If NCS of MISTA register is set, and both EnNCS and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnNCS or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the NCS of MISTA register is set. 1'b0: NCS of MISTA register is masked from Tx interrupt generation. 1'b1: NCS of MISTA register can participate in Tx interrupt generation. The Enable Defer Exceed Interrupt controls the EXDEF interrupt generation. If EXDEF of MISTA register is set, and both EnEXDEF and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnEXDEF or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the EXDEF of MISTA register is set. 1'b0: EXDEF of MISTA register is masked from Tx interrupt generation. 1'b1: EXDEF of MISTA register can participate in Tx interrupt generation. The Enable Transmit Completion Interrupt controls the TXCP interrupt generation. If TXCP of MISTA register is set, and both EnTXCP and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXCP or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXCP of MISTA register is set. 1'b0: TXCP of MISTA register is masked from Tx interrupt generation. 1'b1: TXCP of MISTA register can participate in Tx interrupt generation. [21] EnTXABT [20] EnNCS [19] EnEXDEF [18] EnTXCP - 131 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [17] EnTXEMP The Enable Transmit FIFO Underflow Interrupt controls the TXEMP interrupt generation. If TXEMP of MISTA register is set, and both EnTXEMP and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXEMP or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXEMP of MISTA register is set. 1'b0: TXEMP of MISTA register is masked from Tx interrupt generation. 1'b1: TXEMP of MISTA register can participate in Tx interrupt generation. The EnTXINTR controls the Tx interrupt generation. If Enable Transmit Interrupt is enabled and TXINTR of MISTA register is high, EMC generates the Tx interrupt to CPU. If EnTXINTR is disabled, no Tx interrupt is generated to CPU even the status bits 17~24 of MISTA are set and the corresponding bits of MIEN are enabled. In other words, if S/W wants to receive Tx interrupt from EMC, this bit must be enabled. And, if S/W doesn't want to receive any Tx interrupt from EMC, disables this bit. 1'b0: TXINTR of MISTA register is masked and Tx interrupt generation is disabled. 1'b1: TXINTR of MISTA register is unmasked and Tx interrupt generation is enabled. [16] EnTXINTR [15] Reserved -The Enable Control Frame Receive Interrupt controls the CFR interrupt generation. If CFR of MISTA register is set, and both EnCFR and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnCFR or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the CFR of MISTA register is set. 1'b0: CFR of MISTA register is masked from Rx interrupt generation. 1'b1: CFR of MISTA register can participate in Rx interrupt generation. [14] EnCFR [13:12] Reserved -The Enable Receive Bus Error Interrupt controls the RxBerr interrupt generation. If RxBErr of MISTA register is set, and both EnRxBErr and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRxBErr or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RxBErr of MISTA register is set. 1'b0: RxBErr of MISTA register is masked from Rx interrupt generation. 1'b1: RxBErr of MISTA register can participate in Rx interrupt generation. [11] EnRxBErr - 132 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [10] EnRDU The Enable Receive Descriptor Unavailable Interrupt controls the RDU interrupt generation. If RDU of MISTA register is set, and both EnRDU and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRDU or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RDU of MISTA register is set. 1'b0: RDU of MISTA register is masked from Rx interrupt generation. 1'b1: RDU of MISTA register can participate in Rx interrupt generation. The Enable DMA Early Notification Interrupt controls the DENI interrupt generation. If DENI of MISTA register is set, and both EnDEN and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnDEN or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the DENI of MISTA register is set. 1'b0: DENI of MISTA register is masked from Rx interrupt generation. 1'b1: DENI of MISTA register can participate in Rx interrupt generation. The Enable Maximum Frame Length Interrupt controls the DFOI interrupt generation. If DFOI of MISTA register is set, and both EnDFO and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnDFO or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the DFOI of MISTA register is set. 1'b0: DFOI of MISTA register is masked from Rx interrupt generation. 1'b1: DFOI of MISTA register can participate in Rx interrupt generation. The Enable More Missed Packet Interrupt controls the MMP interrupt generation. If MMP of MISTA register is set, and both EnMMP and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnMMP or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the MMP of MISTA register is set. 1'b0: MMP of MISTA register is masked from Rx interrupt generation. 1'b1: MMP of MISTA register can participate in Rx interrupt generation. The Enable Runt Packet Interrupt controls the RP interrupt generation. If RP of MISTA register is set, and both EnRP and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRP or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RP of MISTA register is set. 1'b0: RP of MISTA register is masked from Rx interrupt generation. 1'b1: RP of MISTA register can participate in Rx interrupt generation. [9] EnDEN [8] EnDFO [7] EnMMP [6] EnRP - 133 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [5] EnALIE The Enable Alignment Error Interrupt controls the ALIE interrupt generation. If ALIE of MISTA register is set, and both EnALIE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnALIE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the ALIE of MISTA register is set. 1'b0: ALIE of MISTA register is masked from Rx interrupt generation. 1'b1: ALIE of MISTA register can participate in Rx interrupt generation. The Enable Receive Good Interrupt controls the RXGD interrupt generation. If RXGD of MISTA register is set, and both EnRXGD and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRXGD or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RXGD of MISTA register is set. 1'b0: RXGD of MISTA register is masked from Rx interrupt generation. 1'b1: RXGD of MISTA register can participate in Rx interrupt generation. The Enable Packet Too Long Interrupt controls the PTLE interrupt generation. If PTLE of MISTA register is set, and both EnPTLE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnPTLE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the PTLE of MISTA register is set. 1'b0: PTLE of MISTA register is masked from Rx interrupt generation. 1'b1: PTLE of MISTA register can participate in Rx interrupt generation. [4] EnRXGD [3] EnPTLE [2] EnRXOV The Enable Receive FIFO Overflow Interrupt controls the RXOV interrupt generation. If RXOV of MISTA register is set, and both EnRXOV and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRXOV or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RXOV of MISTA register is set. 1'b0: RXOV of MISTA register is masked from Rx interrupt generation. 1'b1: RXOV of MISTA register can participate in Rx interrupt generation. - 134 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [1] EnCRCE The Enable CRC Error Interrupt controls the CRCE interrupt generation. If CRCE of MISTA register is set, and both EnCRCE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnCRCE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the CRCE of MISTA register is set. 1'b0: CRCE of MISTA register is masked from Rx interrupt generation. 1'b1: CRCE of MISTA register can participate in Rx interrupt generation. The Enable Receive Interrupt controls the Rx interrupt generation. If EnRXINTR is enabled and RXINTR of MISTA register is high, EMC generates the Rx interrupt to CPU. If EnRXINTR is disabled, no Rx interrupt is generated to CPU even the status bits 1~14 of MISTA are set and the corresponding bits of MIEN are enabled. In other words, if S/W wants to receive Rx interrupt from EMC, this bit must be enabled. And, if S/W doesn't want to receive any Rx interrupt from EMC, disables this bit. 1'b0: RXINTR of MISTA register is masked and Rx interrupt generation is disabled. 1'b1: RXINTR of MISTA register is unmasked and Rx interrupt generation is enabled. [0] EnRXINTR - 135 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG MAC Interrupt Status Register (MISTA) The MISTA keeps much EMC statuses, like frame transmission and reception status, internal FIFO status and also NATA processing status. The statuses kept in MISTA will trigger the reception or transmission interrupt. The MISTA is a write clear register and write 1 to corresponding bit clears the status and also clears the interrupt. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE MISTA 0xFFF0_30B0 R/W MAC Interrupt Status Register 0x0000_0000 31 23 TDU 15 Reserved 30 22 LC 14 CFR 6 RP 29 21 TXABT 13 5 ALIE 28 Reserved 20 NCS 12 4 RXGD 27 19 EXDEF 11 RxBErr 3 PTLE 26 18 TXCP 10 RDU 2 RXOV 25 17 TXEMP 9 DENI 1 CRCE 24 TxBErr 16 TXINTR 8 DFOI 0 RXINTR Reserved 7 MMP BITS DESCRIPTIONS [31:25] Reserved The Transmit Bus Error Interrupt high indicates the memory controller replies ERROR response while EMC access system memory through TxDMA during packet transmission process. Reset EMC is recommended while TxBErr status is high. [24] TxBErr If the TxBErr is high and EnTxBErr of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TxBErr status. 1'b0: No ERROR response is received. 1'b1: ERROR response is received. The Transmit Descriptor Unavailable Interrupt high indicates that there is no available Tx descriptor for packet transmission and TxDMA will stay at Halt state. Once, the TxDMA enters the Halt state, S/W must issues a write command to TSDR register to make TxDMA leave Halt state while new Tx descriptor is available. If the TDU is high and EnTDU of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TDU status. 1'b0: Tx descriptor is available. 1'b1: Tx descriptor is unavailable. [23] TDU - 136 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [22] LC The Late Collision Interrupt high indicates the collision occurred in the outside of 64 bytes collision window. This means after the 64 bytes of a frame has transmitted out to the network, the collision still occurred. The late collision check will only be done while EMC is operating on half-duplex mode. If the LC is high and EnLC of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the LC status. 1'b0: No collision occurred in the outside of 64 bytes collision window. 1'b1: Collision occurred in the outside of 64 bytes collision window. The Transmit Abort Interrupt high indicates the packet incurred 16 consecutive collisions during transmission, and then the transmission process for this packet is aborted. The transmission abort is only available while EMC is operating on half-duplex mode. [21] TXABT If the TXABT is high and EnTXABT of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXABT status. 1'b0: Packet doesn't incur 16 consecutive collisions during transmission. 1'b1: Packet incurred 16 consecutive collisions during transmission. The No Carrier Sense Interrupt high indicates the MII I/F signal CRS doesn't active at the start of or during the packet transmission. The NCS is only available while EMC is operating on half-duplex mode. [20] NCS If the NCS is high and EnNCS of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the NCS status. 1'b0: CRS signal actives correctly. 1'b1: CRS signal doesn't active at the start of or during the packet transmission. The Defer Exceed Interrupt high indicates the frame waiting for transmission has deferred over 0.32768ms on 100Mbps mode, or 3.2768ms on 10Mbps mode. The deferral exceed check will only be done while bit NDEF of MCMDR is disabled, and EMC is operating on half-duplex mode. [19] EXDEF If the EXDEF is high and EnEXDEF of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the EXDEF status. 1'b0: Frame waiting for transmission has not deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps). 1'b1: Frame waiting for transmission has deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps). - 137 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS The Transmit Completion Interrupt indicates the packet transmission has completed correctly. [18] TXCP If the TXCP is high and EnTXCP of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXCP status. 1'b0: The packet transmission doesn't complete. 1'b1: The packet transmission has completed. The Transmit FIFO Underflow Interrupt high indicates the TxFIFO underflow occurred during packet transmission. While the TxFIFO underflow occurred, the EMC will retransmit the packet automatically without S/W intervention. If the TxFIFO underflow occurred often, it is recommended that modify TxFIFO threshold control, the TxTHD of FFTCR register, to higher level. If the TXEMP is high and EnTXEMP of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXEMP status. 1'b0: No TxFIFO underflow occurred during packet transmission. 1'b0: TxFIFO underflow occurred during packet transmission. The Transmit Interrupt indicates the Tx interrupt status. If TXINTR high and its corresponding enable bit, EnTXINTR of MISTA register, is also high indicates the EMC generates Tx interrupt to CPU. If TXINTR is high but EnTXINTR of MISTA is disabled, no Tx interrupt is generated. The TXINTR is logic OR result of the bits 17~24 in MISTA register do logic AND with the corresponding bits in MIEN register. In other words, if one of the bits 17~24 in MISTA register is high and its corresponding enable bit in MIEN register is also enabled, the TXINTR will be high. Because the TXINTR is a logic OR result, clears bits 17~24 of MISTA register makes TXINTR be cleared, too. 1'b0: No status of bits 17~24 in MISTA is set or no enable of bits 17~24 in MIEN is turned on. 1'b1: At least one status of bits 17~24 in MISTA is set and its corresponding enable bit is turned on. [15] Reserved [17] TXEMP [16] TXINTR - 138 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS The Control Frame Receive Interrupt high indicates EMC receives a flow control frame. The CFR only available while EMC is operating on full duplex mode. [14] CFR If the CFR is high and EnCFR of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the CFR status. 1'b0: The EMC doesn't receive the flow control frame. 1'b1: The EMC receives a flow control frame. [13:12] Reserved The Receive Bus Error Interrupt high indicates the memory controller replies ERROR response while EMC access system memory through RxDMA during packet reception process. Reset EMC is recommended while RxBErr status is high. [11] RxBErr If the RxBErr is high and EnRxBErr of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RxBErr status. 1'b0: No ERROR response is received. 1'b1: ERROR response is received. The Receive Descriptor Unavailable Interrupt high indicates that there is no available Rx descriptor for packet reception and RxDMA will stay at Halt state. Once, the RxDMA enters the Halt state, S/W must issues a write command to RSDR register to make RxDMA leave Halt state while new Rx descriptor is available. If the RDU is high and EnRDU of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RDU status. 1'b0: Rx descriptor is available. 1'b1: Rx descriptor is unavailable. The DMA Early Notification Interrupt high indicates the EMC has received the Length/Type field of the incoming packet. [9] DENI If the DENI is high and EnDENI of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the DENI status. 1'b0: The Length/Type field of incoming packet has not received yet. 1'b1: The Length/Type field of incoming packet has received. [10] RDU - 139 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [8] DFOI The Maximum Frame Length Interrupt high indicates the length of the incoming packet has exceeded the length limitation configured in DMARFC register and the incoming packet is dropped. If the DFOI is high and EnDFO of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the DFOI status. 1'b0: The length of the incoming packet doesn't exceed the length limitation configured in DMARFC. 1'b1: The length of the incoming packet has exceeded the length limitation configured in DMARFC. The More Missed Packet Interrupt high indicates the MPCNT, Missed Packet Count, has overflow. If the MMP is high and EnMMP of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the MMP status. 1'b0: The MPCNT has not rolled over yet. 1'b1: The MPCNT has rolled over yet. Runt Packet Interrupt The RP high indicates the length of the incoming packet is less than 64 bytes and the packet is dropped. If the ARP of MCMDR register is set, the short packet is regarded as a good packet and RP will not be set. If the RP is high and EnRP of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RP status. 1'b0: The incoming frame is not a short frame or S/W wants to receive a short frame. 1'b1: The incoming frame is a short frame and dropped. The Alignment Error Interrupt high indicates the length of the incoming frame is not a multiple of byte. [7] MMP [6] RP [5] ALIE If the ALIE is high and EnALIE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the ALIE status. 1'b0: The frame length is a multiple of byte. 1'b1: The frame length is not a multiple of byte. - 140 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS The Receive Good Interrupt high indicates the frame reception has completed. [4] RXGD If the RXGD is high and EnRXGD of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RXGD status. 1'b0: The frame reception has not complete yet. 1'b1: The frame reception has completed. The Packet Too Long Interrupt high indicates the length of the incoming packet is greater than 1518 bytes and the incoming packet is dropped. If the ALP of MCMDR register is set, the long packet will be regarded as a good packet and PTLE will not be set. [3] PTLE If the PTLE is high and EnPTLE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the PTLE status. 1'b0: The incoming frame is not a long frame or S/W wants to receive a long frame. 1'b1: The incoming frame is a long frame and dropped. The Receive FIFO Overflow Interrupt high indicates the RxFIFO overflow occurred during packet reception. While the RxFIFO overflow occurred, the EMC drops the current receiving packer. If the RxFIFO overflow occurred often, it is recommended that modify RxFIFO threshold control, the RxTHD of FFTCR register, to higher level. If the RXOV is high and EnRXOV of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RXOV status. 1'b0: No RxFIFO overflow occurred during packet reception. 1'b0: RxFIFO overflow occurred during packet reception. The CRC Error Interrupt high indicates the incoming packet incurred the CRC error and the packet is dropped. If the AEP of MCMDR register is set, the CRC error packet will be regarded as a good packet and CRCE will not be set. [1] CRCE If the CRCE is high and EnCRCE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the CRCE status. 1'b0: The frame doesn't incur CRC error. 1'b1: The frame incurred CRC error. [2] RXOV - 141 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS The Receive Interrupt indicates the Rx interrupt status. If RXINTR high and its corresponding enable bit, EnRXINTR of MISTA register, is also high indicates the EMC generates Rx interrupt to CPU. If RXINTR is high but EnRXINTR of MISTA is disabled, no Rx interrupt is generated. The RXINTR is logic OR result of the bits 1~14 in MISTA register do logic AND with the corresponding bits in MIEN register. In other words, if one of the bits 1~14 in MISTA register is high and its corresponding enable bit in MIEN register is also enabled, the RXINTR will be high. Because the RXINTR is a logic OR result, clears bits 1~14 of MISTA register makes RXINTR be cleared, too. 1'b0: No status of bits 1~14 in MISTA is set or no enable of bits 1~14 in MIEN is turned on. 1'b1: At least one status of bits 1~14 in MISTA is set and its corresponding enable bit is turned on. [0] RXINTR MAC General Status Register (MGSTA) The MGSTA also keeps the statuses of EMC. But the statuses in the MGSTA will not trigger any interrupt. The MGSTA is a write clear register and write 1 to corresponding bit clears the status. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE MGSTA 0xFFF0_30B4 R/W MAC General Status Register 0x0000_0000 31 23 15 7 30 22 14 6 CCNT 29 21 13 5 28 20 12 4 27 Reserved 19 Reserved 11 TXHA 3 Reserved 26 18 10 SQE 2 RFFull 25 17 9 PAU 1 RXHA 24 16 8 DEF 0 CFR Reserved - 142 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:12] [11] Reserved TXHA The Transmission Halted high indicates the next normal packet transmission process will be halted because the bit TXON of MCMDR is disabled be S/W. 1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be halted. The Signal Quality Error high indicates the SQE error found at end of packet transmission on 10Mbps half-duplex mode. The SQE error check will only be done while both bit EnSQE of MCMDR is enabled and EMC is operating on 10Mbps half-duplex mode. 1'b0: No SQE error found at end of packet transmission. 1'b0: SQE error found at end of packet transmission. The Transmission Paused high indicates the next normal packet transmission process will be paused temporally because EMC received a PAUSE control frame, or S/W set bit SDPZ of MCMDR and make EMC to transmit a PAUSE control frame out. 1'b0: Next normal packet transmission process will go on. 1'b1: Next normal packet transmission process will be paused. The Deferred Transmission high indicates the packet transmission has deferred once. The DEF is only available while EMC is operating on halfduplex mode. 1'b0: Packet transmission doesn't defer. 1'b1: Packet transmission has deferred once. The Collision Count indicates the how many collision occurred consecutively during a packet transmission. If the packet incurred 16 consecutive collisions during transmission, the CCNT will be 4'h0 and bit TXABT will be set to 1. The RxFIFO Full indicates the RxFIFO is full due to four 64-byte packets are kept in RxFIFO and the following incoming packet will be dropped. 1'b0: The RxFIFO is not full. 1'b1: The RxFIFO is full and the following incoming packet will be dropped. The Receive Halted high indicates the next normal packet reception process will be halted because the bit RXON of MCMDR is disabled be S/W. 1'b0: Next normal packet reception process will go on. 1'b1: Next normal packet reception process will be halted. The Control Frame Received high indicates EMC receives a flow control frame. The CFR only available while EMC is operating on full duplex mode. 1'b0: The EMC doesn't receive the flow control frame. 1'b1: The EMC receives a flow control frame. [10] SQE [9] PAU [8] DEF [7:4] [3] [2] CCNT Reserved RFFull [1] RXHA [0] CFR - 143 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Missed Packet Count Register (MPCNT) The MPCNT keeps the number of packets that were dropped due to various types of receive errors. The MPCNT is a read clear register. In addition, S/W also can write an initial value to MPCNT and the missed packet counter will start counting from that initial value. If the missed packet counter is overflow, the MMP of MISTA will be set. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE MPCNT 0xFFF0_30B8 R/W Missed Packet Count Register 0x0000_7FFF 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 MPC 4 MPC 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 Reserved Reserved BITS DESCRIPTIONS [31:16] Reserved The Miss Packet Count indicates the number of packets that were dropped due to various types of receive errors. The following type of receiving error makes missed packet counter increase: [15:0] MPC Incoming packet is incurred RxFIFO overflow. Incoming packet is dropped due to RXON is disabled. Incoming packet is incurred CRC error. - 144 - W90N745CD/W90N745CDG MAC Receive Pause Count Register (MRPC) The EMC of W90N745 supports the PAUSE control frame reception and recognition. If EMC received a PAUSE control frame, the operand field of the PAUSE control frame will be extracted and stored in the MRPC register. The MRPC register will keep the same while Tx of EMC is pausing due to the PAUSE control frame is received. The MRPC is read only and write to this register has no effect. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE MRPC 0xFFF0_30BC R MAC Receive Pause Count Register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 MRPC 4 MRPC 27 Reserved 19 Reserved 11 3 26 18 10 2 25 17 9 1 24 16 8 0 BITS DESCRIPTIONS [31:16] [15:0] Reserved MRPC The MAC Receive Pause Count keeps the operand field of the PAUSE control frame. It indicates how many slot time (512 bit time) the Tx of EMC will be paused. MAC Receive Pause Current Count Register (MRPCC) The EMC of W90N745 supports the PAUSE control frame reception and recognition. If EMC received a PAUSE control frame, the operand field of the PAUSE control frame will be extracted and stored into a down count timer. The MRPCC shows the current value of that down count timer for S/W to know how long the Tx of EMC will be paused. The MRPCC is read only and write to this register has no effect. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE MRPCC 0xFFF0_30C0 R MAC Receive Pause Current Count Register 0x0000_0000 - 145 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 MRPCC 27 Reserved 19 Reserved 11 MRPCC 3 2 1 0 10 9 8 18 17 16 26 25 24 BITS DESCRIPTIONS [31:16] Reserved The MAC Receive Pause Current Count shows the current value of that down count timer. If a new PAUSE control frame is received before the timer count down to zero, the new operand of the PAUSE control frame will be stored into the down count timer and the timer starts count down from the new value. [15:0] MRPCC MAC Remote Pause Count Register (MREPC) The EMC of W90N745 supports the PAUSE control frame transmission. After the PAUSE control frame is transmitted out completely, a timer starts to count down from the value of operand of the transmitted PAUSE control frame. The MREPC shows the current value of this down count timer. The MREPC is read only and write to this register has no effect. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE MREPC 0xFFF0_30C4 R MAC Remote Pause Count Register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 Reserved 19 Reserved 11 MREPC 3 MREPC 26 18 10 2 25 17 9 1 24 16 8 0 - 146 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:16] [15:0] Reserved MREPC The MAC Remote Pause Count shows the current value of the down count timer that starts to count down from the value of operand of the transmitted PAUSE control frame. DMA Receive Frame Status Register (DMARFS) The DMARFS is used to keep the Length/Type field of each incoming Ethernet packet. This register is writing clear and writes 1 to corresponding bit clears the bit. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE DMARFS 0xFFF0_30C8 R/W DMA Receive Frame Status Register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 RXFLT 4 RXFLT 27 Reserved 19 Reserved 11 3 26 18 10 2 25 17 9 1 24 16 8 0 BITS DESCRIPTIONS [31:16] Reserved The Receive Frame Length/Type keeps the Length/Type field of each incoming Ethernet packet. If the bit EnDEN of MIEN is enabled and the Length/Type field of incoming packet has received, the bit DENI of MISTA will be set and trigger interrupt. And, the content of Length/Type field will be stored in RXFLT. [15:0] RXFLT - 147 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Current Transmit Descriptor Start Address Register (CTXDSA) The CTXDSA keeps the start address of Tx descriptor that is used by TxDMA currently. The CTXDSA is read only and write to this register has no effect. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CTXDSA 0xFFF0_30CC 31 23 15 7 30 22 14 6 R Current Transmit Descriptor Start Address Register 29 21 13 5 28 20 12 4 27 CTXDSA 19 CTXDSA 11 CTXDSA 3 CTXDSA 2 1 10 9 18 17 26 25 0x0000_0000 24 16 8 0 BITS DESCRIPTIONS [31:0] CTXDSA Current Transmit Descriptor Start Address Current Transmit Buffer Start Address Register (CTXBSA) The CTXDSA keeps the start address of Tx frame buffer that is used by TxDMA currently. The CTXBSA is read only and write to this register has no effect. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CTXBSA 0xFFF0_30D0 R Current Transmit Address Register 28 20 12 4 CTXBSA 27 19 11 3 Buffer Start 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 26 18 10 2 25 17 9 1 24 16 8 0 CTXBSA CTXBSA CTXBSA - 148 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:0] CTXBSA Current Transmit Buffer Start Address Current Receive Descriptor Start Address Register (CRXDSA) The CRXDSA keeps the start address of Rx descriptor that is used by RxDMA currently. The CRXDSA is read only and write to this register has no effect. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CRXDSA 0xFFF0_30D4 R Current Receive Address Register Descriptor Start 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 CRXDSA 20 CRXDSA 12 CRXDSA 4 CRXDSA 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 BITS DESCRIPTIONS [31:0] CRXDSA Current Receive Descriptor Start Address Current Receive Buffer Start Address Register (CRXBSA) The CRXBSA keeps the start address of Rx frame buffer that is used by RxDMA currently. The CRXBSA is read only and write to this register has no effect. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CRXBSA 0xFFF0_30D8 R Current Receive Buffer Start Address Register 0x0000_0000 - 149 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 CRXBSA CRXBSA CRXBSA CRXBSA BITS DESCRIPTIONS [31:0] CRXBSA Current Receive Buffer Start Address Receive Finite State Machine Register (RXFSM) The RXFSM shows the current value of the FSM (Finite State Machine) of RxDMA and RxFIFO controller. The RXFSM is read only and write to it has no effect. The RXFSM is used only for debug. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE RXFSM 0xFFF0_3200 R Receive Finite State Machine Register 0x0081_1101 31 23 RX_FSM 15 7 30 22 Reserved 29 21 13 5 28 RX_FSM 20 12 4 RFF_FSM 27 19 11 3 26 18 RxBuf_FSM 10 2 25 17 9 1 24 16 8 0 14 RXFetch_FSM 6 RXClose_FSM - 150 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:23] [22] [21:16] [15:12] [11:8] [7:0] RX_FSM Reserved RXBuf_FSM RXFetch_FSM RXClose_FSM RFF_FSM RxDMA FSM Receive Buffer FSM Receive Descriptor Fetch FSM Receive Descriptor Close FSM RxFIFO Controller FSM Transmit Finite State Machine Register (TXFSM) The TXFSM shows the current value of the FSM (Finite State Machine) of TxDMA and TxFIFO controller. The TXFSM is read only and write to it has no effect. The TXFSM is used only for debug. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE TXFSM 0xFFF0_3204 R Transmit Register Finite State Machine 0x0101_1101 31 23 Reserved 15 7 30 22 14 6 Reserved 29 21 13 5 28 TX_FSM 20 12 4 27 19 11 3 26 18 TxBuf_FSM 10 2 TFF_FSM 25 17 9 1 24 16 8 0 TXFetch_FSM TXClose_FSM - 151 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:24] [23:22] [21:16] [15:12] [11:8] [7:5] [4:0] TX_FSM Reserved TXBuf_FSM TXFetch_FSM TXClose_FSM Reserved TFF_FSM TxDMA FSM Transmit Buffer FSM Transmit Descriptor Fetch FSM Transmit Descriptor Close FSM TxFIFO Controller FSM Finite State Machine Register 0 (FSM0) The FSM0 shows the current value of the FSM (Finite State Machine) of the function module in EMC. The FSM0 is read only and write to it has no effect. The FSM0 is used only for debug. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE FSM0 0xFFF0_3208 R Finite State Machine Register 0 0x0001_0101 31 23 15 Reserved 7 30 22 14 6 29 Reserved 21 13 5 28 20 12 4 27 19 11 3 26 18 10 TXDefer_FSM 2 25 17 9 1 24 TXMAC_FSM 16 8 0 TXMAC_FSM STA_FSM BITS DESCRIPTIONS [31:26] [25:16] [15:14] [13:8] [7:0] Reserved TXMAC_FSM Reserved TXDefer_FSM STA_FSM TxMAC FSM Transmit Defer Process FSM MII Management I/F FSM - 152 - W90N745CD/W90N745CDG Finite State Machine Register 1 (FSM1) The FSM1 shows the current value of the FSM (Finite State Machine) of the function module in EMC. The FSM1 is read only and write to it has no effect. The FSM1 is used only for debug. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE FSM1 0xFFF0_320C R Finite State Machine Register 1 0x1100_0100 31 Reserved 30 22 14 6 29 ARB_FSM 21 13 5 28 20 Reserved 12 4 Reserved 27 19 11 3 26 18 10 AHB_FSM 2 25 17 9 1 24 16 8 0 TxPause_FSM 23 15 Reserved 7 BITS DESCRIPTIONS [31] [30:28] [27:24] [23:14] [13:8] [7:0] Reserved ARB_FSM TxPause_FSM Reserved AHB_FSM RESERVED Internal Arbiter FSM Transmit PAUSE Control Frame FSM [13:8]: AHB Master FSM - Debug Configuration Register (DCR) The DCR is for debug only to multiplex different signal group out. In FPGA emulation, the signals are outputted to probe pins in emulation board. In real chip, the signals are outputted through the GPIO pins. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE DCR 0xFFF0_3210 R/W Debug Configuration Register 0x0000_003f - 153 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 31 23 Enable 15 7 Out 14 6 13 5 12 4 11 3 Reserved 2 Config 1 0 30 22 29 21 28 20 27 Reserved 26 18 Reserved 10 25 17 9 24 16 8 19 BITS DESCRIPTIONS [31:24] Reserved The Function Enable outputs two function enable signals to external stimulus circuit. [23:22] Enable At this stage, only the bit 22 is used for external random collision generator. The random collision generator used only in FPGA emulation. The Flag Out provides two output flags to trigger Logic Analyzer for debug. These two bits can be written at any time. The Configuration controls which group of internal signals can be multiplexed out for debug. Each group includes 16 signals. [21:8] [7:6] [5:0] Reserved Out Config CONFIG SIGNALS CONFIG SIGNALS OUT [6], TransDone, GrantLost, 6'h00 Trans_CTR [4:0], LAST, TransCtrExpire, DMode_AHB_CS [5:0] 6'h02 OUT [6], DMode_RXBuf_CS [5:0], DMode_RXFSM_CS [8:0] TxBuf_DRDY, TFF_WPTR [5:0], TX_START, TXSTART, READ, TFF_RPTR [5:0] OUT [6], TXFIFO_HT, TXFIFO_LT, 6'h03 DMode_TFF_CS [4:0], DMode_RFF_CS [7:0] WRITE, RFF_WPTR [5:0], RXFIFO_HT, RXFIFO_LT, RxBuf_ACK, RFF_RPTR [5:0] 6'h01 OUT [6], DMode_TxBuf_CS [6:0] DMode_TXFSM_CS [7:0] 6'h04 6'h05 - 154 - W90N745CD/W90N745CDG Continued. CONFIG SIGNALS CONFIG SIGNALS 6'h06 6'h08 R0_PTLE, RxStart, SFD, WasSFD, RxFrame, WrByte, Rx_OvFlow, 1'b0, R0_RBC [7:0] Reserved OUT [7:6], RegMISTA_Rx_W, RXERR_sync, R0_CRCE, R0_PTLE, R0_RP, RegMISTA_Tx_W, T0_EXDEF, T0_TXABT, T0_CCNT [3:0], 2'b00 OUT [7:6], FrameWPtr [1:0], FrameRPtr [1:0], RFF_One, FrameWPtr_Inc, FrameRPtr_Inc, Rounding, NexPktStartPtr [5:0] R0_CRCE, Rx_OvFlow, R0_MRE, CRCERR, DAMATCH, RxFrame, SFD, RxMIIErr, SynStart, Hi_Lo_Syn, New_DataValid, L_RxFrame, RxStart, DataValid, Hi_Lo, RX_DV_In WRITE, RFF_CS [7:1], RFF_WPTR [5:0], RXERR_sync, RxReuse OUT [6], TXSTART, TX_START, DMode_TFF_CS [4:0], TXSTART_Set, TXSTART_Clr, TXSTART_Re_Set, FrameWaiting, Deferring, COL, TXCOL, TXCOL_sync OUT [6], READ, READ_sync, READ_Mask, ReadMask_sync, TFF_RPTR [5:0], DMode_TFF_CS [4:0] 6'h07 6'h09 6'h0A 6'h0B 6'h0C 6'h0D R0_CRCE, RX_DV_In, SynStart, R0_DB, Rx_OvFlow, WRITECTR [2:0], RxByte [7:0] Reserved OUT [7:6], MCMDR_SDPZ_Clr, RegMCMDR_SDPZ_Clr, DMode_Pause_CS [3:0], MacCtlFra, PauseFra, PauseTx, MacCtlFra_sync, PauseFra_sync, PAUSE, Pause_en, FDUP OUT [7:6], ARB_REQ_Set, ARB_REQ_Clr, DMode_ARB_CS [2:0], TransDone, GrantLost, TransCtrExpire, Trans_CTR [4:0], BURST 6'h0E 6'h0F OUT [6], WRITE, RFF_WPTR [5:0], RxReuse, RxBuf_ACK, RFF_RPTR [5:0] 6'h10 6'h11 OUT [6], TX_CLK, TX_EN, TXD [3:0], RX_CLK, RX_DV, RX_ER, RXD [3:0], CRS, COL 6'h12 6'h13 OUT [6], DMode_TxBuf_CS[6:0], DMode_TFF_CS[4:0], TXFIFO_UF, TXFIFO_HT, TXOK_sync 6'h14 6'h15 - 155 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Debug Mode MAC Information Register (DMMIR) The DMMIR keeps the information of MAC module for debug. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE DMMIR 0xFFF0_3214 R Debug Mode MAC Information Register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 RBC 4 RBC 27 Reserved 26 18 10 2 25 17 9 1 24 16 8 0 19 11 3 Reserved BITS DESCRIPTIONS [31:16] [15:0] Reserved RBC Receive Byte Count BIST Mode Register (BISTR) The BISTR controls the BIST (Built In Self Test) for embedded SRAM, 256B for RxFIFO and 256B for TxFIFO. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE BISTR 0xFFF0_3300 R/W BIST Mode Register 0x0000_0000 31 23 15 7 30 22 14 29 21 13 28 20 12 4 27 Reserved 26 18 10 2 BistFail 25 17 9 1 Finish 24 16 8 0 BMEn 19 Reserved 11 Reserved 3 6 5 Reserved - 156 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:5] Reserved The BIST Fail indicates if the BIST test fails or succeeds. If the BistFail is low at the end, the embedded SRAM pass the BIST test, otherwise, it is faulty. The BistFail will be high once the BIST detects the error and remains high during the BIST operation. If BistFail[2] high indicates the embedded SRAM for TxFIFO BIST test failed. If BistFail[3] high indicates the embedded SRAM for RxFIFO BIST test failed. The BistFail is a write clear field. Write 1 to this field clears the content and write 0 has no effect. The BIST Operation Finish indicates the end of the BIST operation. When BIST controller finishes all operations, this bit will be high. The Finish is a write clear field. Write 1 to this field clears the content and write 0 has no effect. The BIST Mode Enable is used to enable the BIST operation. If high enables the BIST controller to do embedded SRAM test. This bit is also used to do the reset for BIST circuit. It is necessary to reset the BIST circuit one clock cycle at least in order to initialize the BIST properly. The BMEn can be disabled by write 0. [3:2] BistFail [1] Finish [0] BMEn - 157 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.6 GDMA Controller The W90N745 has a two-channel general DMA controller, called the GDMA. The two-channel GDMA performs the following data transfers without the CPU intervention: Memory-to-memory (memory to/from memory) Memory -to - IO IO- to -memory The on-chip GDMA can be started by the software or external DMA request nXDREQ. Software can also be used to restart the GDMA operation after it has been stopped. The CPU can recognize the completion of a GDMA operation by software polling or when it receives an internal GDMA interrupt. The W90N745 GDMA controller can increment source or destination address, decrement them as well, and conduct 8bit (byte), 16-bit (half-word), or 32-bit (word) data transfers. The GDMA includes the following features AMBA AHB compliant Supports 4-data burst mode to boost performance Provides support for external GDMA device Demand mode speeds up external GDMA operations 6.6.1 GDMA Functional Description The GDMA directly transfers data between source and destination. The GDMA starts to transfer data after it receives service requests from nXDREQ signal or software. When the entire data have been transferred completely, the GDMA becomes idle. Nevertheless, if another transfer is needed, then the GDMA must be programmed again. There are three transfer modes: Single Mode Single mode requires a GDMA request for each data transfer. A GDMA request (nXDREQ or software) causes one byte, one half-word, or one word to transfer if the 4-data burst mode is disabled, or four times of transfer width is the 4-data burst mode is enabled. Block Mode The assertion of a single GDMA request causes all of the data to be transferred in a single operation. The GDMA transfer is completed when the current transfer count register reaches zero. Demand Mode The GDMA continues transferring data until the GDMA request input nXDREQ becomes inactive. - 158 - W90N745CD/W90N745CDG 6.6.2 GDMA Register Map R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written REGISTER ADDRESS R/W DESCRIPTION RESET VALUE Channel 0 GDMA_CTL0 GDMA_SRCB0 GDMA_DSTB0 GDMA_TCNT0 GDMA_CSRC0 GDMA_CDST0 0xFFF0_4000 0xFFF0_4004 0xFFF0_4008 0xFFF0_400C 0xFFF0_4010 0xFFF0_4014 R/W Channel 0 Control Register R/W Channel 0 Source Base Address Register R/W Channel 0 Destination Base Address Register R/W Channel 0 Transfer Count Register R R R Channel 0 Current Source Address Register Channel 0 Current Destination Address Register Channel 0 Current Transfer Count Register 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 GDMA_CTCNT0 0xFFF0_4018 Channel 1 GDMA_CTL1 GDMA_SRCB1 GDMA_DSTB1 GDMA_TCNT1 GDMA_CSRC1 GDMA_CDST1 0xFFF0_4020 0xFFF0_4024 0xFFF0_4028 0xFFF0_402C 0xFFF0_4030 0xFFF0_4034 R/W Channel 1 Control Register R/W Channel 1 Source Base Address Register R/W Channel 1 Destination Base Address Register R/W Channel 1 Transfer Count Register R R R Channel 1 Current Source Address Register Channel 1 Current Destination Address Register Channel 1 Current Transfer Count Register GDMA_CTCNT1 0xFFF0_4038 Channel 0/1 Control Register (GDMA_CTL0, GDMA_CTL1) REGISTER ADDRESS R/W DESCRIPTION Channel 0 Control Register Channel 1 Control Register RESET VALUE GDMA_CTL0 GDMA_CTL1 0xFFF0_4000 0xFFF0_4020 R/W R/W 0x0000_0000 0x0000_0000 31 RESERVED 30 22 SABNDERR 29 TC_WIDTH 28 20 12 TWS 23 RW_TC 21 13 5 SADIR 27 26 REQ_SEL 19 18 TC 25 REQ_ATV 24 ACK_ATV 17 BLOCK 16 SOFTREQ DABNDERR GDMAERR AUTOIEN 15 DM 14 RESERVED 11 SBMS 10 RESERVED 9 BME 8 SIEN 7 SAFIX 6 DAFIX 4 DADIR 3 GDMAMS 2 1 RESERVED 0 GDMAEN - 159 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTIONS [31] [30:28] RESERVED TC_WIDTH nRTC/nWTC active width selection, from 1 to 7 HCLK cycles. External request pin selection, if GDMAMS [3:2]=00, REQ_SEL will be don't care. If REQ_SEL [27:26]=00, external request don't use. If REQ_SEL [27:26]=01, use nXDREQ. If REQ_SEL [27:26]=10, external request don't use. If REQ_SEL [27:26]=11, external request don't use. nXDREQ High/Low active selection 1'b0 = nXDREQ is LOW active. 1'b1 = nXDREQ is HIGH active. nXDACK High/Low active selection 1'b0 = nXDACK is LOW active. 1'b1 = nXDACK is HIGH active. Read/Write terminal count output selection. 1'b0 = output to nRTC. 1'b1 = output to nWTC. Source address Boundary alignment Error flag If TWS [13:12]=10, GDMA_SRCB [1:0] should be 00 If TWS [13:12]=01, GDMA_SRCB [0] should be 0 The address boundary alignment should be depended on TWS [13:12]. 1'b0 = the GDMA_SRCB is on the boundary alignment. 1'b1 = the GDMA_SRCB not on the boundary alignment The SABNDERR register bits just can be read only. Destination address Boundary alignment Error flag If TWS [13:12]=10, GDMA_DSTB [1:0] should be 00 If TWS [13:12]=01, GDMA_DSTB [0] should be 0 The address boundary alignment should be depended on TWS [13:12]. 1'b0 = the GDMA_DSTB is on the boundary alignment. 1'b1 = the GDMA_DSTB not on the boundary alignment The DABNDERR register bits just can be read only. GDMA Transfer Error 1'b0 = No error occurs 1'b1 = Hardware sets this bit on a GDMA transfer failure Transfer error will generate GDMA interrupt [27:26] REQ_SEL [25] REQ_ATV [24] ACK_ATV [23] RW_TC [22] SABNDERR [21] DABNDERR [20] GDMATERR - 160 - W90N745CD/W90N745CDG Continued BITS DESCRIPTIONS [19] AUTOIEN Auto initialization Enable 1'b0 = Disables auto initialization 1'b1 = Enables auto initialization, the GDMA_CSRC0/1, GDMA_CDST0/1,and GDMA_CTCNT0/1 registers are updated by the GDMA_SRC0/1,GDMA_DST0/1,and GDMA_TCNT0/1 registers automatically when transfer is complete. Terminal Count 1'b0 = Channel does not expire 1'b1 = Channel expires; this bit is set only by GDMA hardware, and clear by software to write logic 0. TC [18] is the GDMA interrupt flag. TC [18] or GDMATERR[20] will generate interrupt Bus Lock 1'b0 = Unlocks the bus during the period of transfer 1'b1 = Locks the bus during the period of transfer Software Triggered GDMA Request Software can request the GDMA transfer service by setting this bit to 1. This bit is automatically cleared by hardware when the transfer is completed. This bit is available only while GDMAMS [3:2] register bits are set on software mode (memory to memory). Demand Mode 1'b0 = Normal external GDMA mode 1'b1 = When this bit is set to 1, the external GDMA operation is speeded up. When external GDMA device is operating in the demand mode, the GDMA transfers data as long as the external GDMA request signal nXDREQ is active. The amount of data transferred depends on how long the nXDREQ is active. When the nXDREQ is active and GDMA gets the bus in Demand mode, DMA holds the system bus until the nXDREQ signal becomes non-active. Therefore, the period of the active nXDREQ signal should be carefully tuned such that the entire operation does not exceed an acceptable interval (for example, in a DRAM refresh operation). - [18] TC [17] BLOCK [16] SOFTREQ [15] DM [14] Reserved - 161 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued BITS DESCRIPTIONS [13:12] TWS Transfer Width Select 00 = One byte (8 bits) is transferred for every GDMA operation 01 = One half-word (16 bits) is transferred for every GDMA operation 10 = One word (32 bits) is transferred for every GDMA operation 11 = Reserved The GDMA_SCRB and GDMA_DSTB should be alignment under the TWS selection Single/Block Mode Select 1'b0 = Selects single mode. It requires an external GDMA request for every incurring GDMA operation. 1'b1 = Selects block mode. It requires a single external GDMA request during the atomic GDMA operation. An atomic GDMA operation is defined as the sequence of GDMA operations until the transfer count register reaches zero. Burst Mode Enable 1'b0 = Disables the 4-data burst mode 1'b1 = Enables the 4-data burst mode FF there are 16 words to be transferred, and BME [9]=1, the GDMA_TCNT should be 0x04; However, if BME [9]=0, the GDMA_TCNT should be 0x10. Stop Interrupt Enable 1'b0 = Do not generate an interrupt when the GDMA operation is stopped 1'b1 = Interrupt is generated when the GDMA operation is stopped Source Address Fixed 1'b0 = Source address is changed during the GDMA operation 1'b1 = Do not change the destination address during the GDMA operation. This feature can be used when data were transferred from a single source to multiple destinations. Destination Address Fixed 1'b0 = Destination address is changed during the GDMA operation 1'b1 = Do not change the destination address during the GDMA operation. This feature can be used when data were transferred from multiple sources to a single destination. Source Address Direction 1'b0 = Source address is incremented successively 1'b1 = Source address is decremented successively [11] SBMS [10] Reserved [9] BME [8] SIEN [7] SAFIX [6] DAFIX [5] SADIR - 162 - W90N745CD/W90N745CDG Continued BITS DESCRIPTIONS [4] DADIR Destination Address Direction 1'b0 = Destination address is incremented successively 1'b1 = Destination address is decremented successively GDMA Mode Select 00 = Software mode (memory-to-memory) 01 = External nXDREQ mode for external device 10 = Reserved 11 = Reserved GDMA Enable 1'b0 = Disables the GDMA operation 1'b1 = Enables the GDMA operation; this bit will be clear automatically when the transfer is complete on AUTOIEN [19] register bit is on Disable mode. [3:2] GDMAMS [1] Reserved [0] GDMAEN Channel 0/1 Source Base Address Register (GDMA_SRCB0, GDMA_SRCB1) The GDMA channel starts reading its data from the source address as defined in this source base address register. REGISTER ADDRESS R/W DESCRIPTION Channel 0 Source Base Address Register Channel 1 Source Base Address Register RESET VALUE GDMA_SRCB0 GDMA_SRCB1 0xFFF0_4004 0xFFF0_4024 R/W R/W 0x0000_0000 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 27 SRC_BASE_ADDR [31:24] 20 19 SRC_BASE_ADDR [23:16] 12 11 SRC_BASE_ADDR [15:8] 4 3 SRC_BASE_ADDR [7:0] 26 18 10 2 25 17 9 1 24 16 8 0 BITS DESCRIPTIONS [31:0] SRC_BASE_ADDR 32-bit Source Base Address - 163 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Channel 0/1 Destination Base Address Register (GDMA_DSTB0, DMA_DSTB1) Channel 0/1 Destination Base Address Register (GDMA_DSTB0, GDMA_DSTB1) The GDMA channel starts writing its data to the destination address as defined in this destination base address register. During a block transfer, the GDMA determines successive destination addresses by adding to or subtracting from the destination base address. REGISTER ADDRESS R/W DESCRIPTION Channel 0 Destination Base Address Register Channel 1 Destination Base Address Register RESET VALUE GDMA_DSTB0 GDMA_DSTB1 0xFFF0_4008 0xFFF0_4028 R/W R/W 0x0000_0000 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 27 DST_BASE_ADDR [31:24] 20 19 DST_BASE_ADDR [23:16] 12 11 DST_BASE_ADDR [15:8] 4 3 DST_BASE_ADDR [7:0] DESCRIPTIONS 26 18 10 2 25 17 9 1 24 16 8 0 BITS [31:0] DST_BASE_ADDR 32-bit Destination Base Address Channel 0/1 Transfer Count Register (GDMA_TCNT0, GDMA_TCNT1) REGISTER ADDRESS R/W DESCRIPTION Channel 0 Transfer Count Register Channel 1 Transfer Count Register RESET VALUE GDMA_TCNT0 GDMA_TCNT1 0xFFF0_400C 0xFFF0_402C 30 22 14 6 29 21 13 5 R/W R/W 0x0000_0000 0x0000_0000 25 17 9 1 24 16 8 0 31 23 15 7 28 27 Reserved 20 19 TFR_CNT [23:16] 12 11 TFR_CNT [15:8] 4 3 TFR_CNT [7:0] 26 18 10 2 - 164 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:24] [23:0] Reserved TFR_CNT The TFR_CNT represents the required number of GDMA transfers. The maximum transfer count is 16M -1. Channel 0/1 Current Source Register (GDMA_CSRC0, GDMA_CSRC1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GDMA_CSRC0 GDMA_CSRC1 0xFFF0_4010 0xFFF0_4030 R R Channel 0 Current Source Address Register Channel 1 Current Source Address Register 0x0000_0000 0x0000_0000 31 23 15 7 30 22 14 6 29 28 27 CURRENT_SRC_ADDR [31:24] 21 20 19 CURRENT_SRC_ADDR [23:16] 13 12 11 CURRENT_SRC_ADDR [15:8] 5 4 3 CURRENT_SRC_ADDR [7:0] 26 18 10 2 25 17 9 1 24 16 8 0 BITS DESCRIPTIONS [31:0] CURRENT_SRC_ADDR The 32-bit Current Source Address indicates the source address where the GDMA transfer is just occurring. During a block transfer, the GDMA determines the successive source addresses by adding to or subtracting from the source base address. Depending on the settings you make to the control register, the current source address will remain the same or will be incremented or decremented. - 165 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Channel 0/1 Current Destination Register (GDMA_CDST0, GDMA_CDST1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GDMA_CDST0 GDMA_CDST1 0xFFF0_4014 0xFFF0_4034 R R Channel 0 Current Destination Address Register Channel 1 Current Destination Address Register 0x0000_0000 0x0000_0000 31 23 15 7 30 22 14 6 29 28 27 CURRENT_DST_ADDR [31:24] 21 20 19 CURRENT_DST_ADDR [23:16] 13 12 11 CURRENT_DST_ADDR [15:8] 5 4 3 CURRENT_DST_ADDR [7:0] 26 18 10 2 25 17 9 1 24 16 8 0 BITS DESCRIPTIONS [31:0] CURRENT_DST_ADDR The 32-bit Current Destination Address indicates the destination address where the GDMA transfer is just occurring. During a block transfer, the GDMA determines the successive destination addresses by adding to or subtracting from the destination base address. Depending on the settings you make to the control register, the current destination address will remain the same or will be incremented or decremented. Channel 0/1 Current Transfer Count Register (GDMA_CTCNT0, GDMA_CTCNT1) The Current transfer count register indicates the number of transfer being performed. REGISTER ADDRESS R/W DESCRIPTION Channel 0 Current Transfer Count Register Channel 1 Current Transfer Count Register RESET VALUE GDMA_CTCNT0 GDMA_CTCNT1 0xFFF0_4018 0xFFF0_4038 R R 0x0000_0000 0x0000_0000 - 166 - W90N745CD/W90N745CDG 31 23 15 7 30 22 14 6 29 21 28 Reserved 27 26 18 10 2 25 17 9 1 24 16 8 0 20 19 CURENT_TFR_CNT [23:16] 13 12 11 CURRENT_TFR_CNT [15:8] 5 4 3 CURRENT_TFR_CNT [7:0] BITS DESCRIPTIONS [31:24] Reserved Current Transfer Count register [23:0] CURRENT_TFR_CNT The current transfer count register indicates the number of transfer being performed - 167 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.7 USB Host Controller The Universal Serial Bus (USB) is a low-cost, low-to-mid-speed peripheral interface standard intended for modem, scanners, PDAs, keyboards, mice, and other devices that do not require a highbandwidth parallel interface. The USB is a 4-wire serial cable bus that supports serial data exchange between a Host Controller and a network of peripheral devices. The attached peripherals share USB bandwidth through a host-scheduled, token-based protocol. Peripherals may be attached, configured, used, and detached, while the host and other peripherals continue operation (i.e. hot plug and unplug is supported). A major design goal of the USB standard was to allow flexible, plug-and-play networks of USB devices. In any USB network, there will be only one host, but there can be many devices and hubs. The USB Host Controller has the following features: * Open Host Controller Interface (OHCI) Revision 1.1 compatible. * USB Revision 1.1 compatible * Supports both low-speed (1.5 Mbps) and full-speed (12Mbps) USB devices. * Handles all the USB protocol. * Built-in DMA for real-time data transfer * Multiple low power modes for efficient power management 6.7.1 USB Host Functional Description 6.7.1.1. AHB Interface The OpenHCI Host Controller is connected to the system by the AHB bus. The design requires both master and slave bus operations. As a master, the Host Controller is responsible for running cycles on the AHB bus to access EDs and TDs as well as transferring data between memory and the local data buffer. As a slave, the Host Controller monitors the cycles on the AHB bus and determines when to respond to these cycles. Configuration and non-real-time control access to the Host Controller operational registers are through the AHB bus slave interface. 6.7.1.2. Host Controller List Processing The List Processor manages the data structures from the Host Controller Driver and coordinates all activity within the Host Controller. Frame Management Frame Management is responsible for managing the frame specific tasks required by the USB specification and the OpenHCI specification. These tasks are: 1) 2) 3) 4) Management of the OpenHCI frame specific Operational Registers Operation of the Largest Data Packet Counter. Performing frame qualifications on USB Transaction requests to the SIE. Generate SOF token requests to the SIE. - 168 - W90N745CD/W90N745CDG Interrupt Processing Interrupts are the communication method for HC-initiated communication with the Host Controller Driver. There are several events that may trigger an interrupt from the Host Controller. Each specific event sets a specific bit in the HcInterruptStatus register. Host Controller Bus Master The Host Controller Bus Master is the central block in the data path. The Host Controller Bus Master coordinates all access to the AHB Interface. There are two sources of bus mastering within Host Controller: the List Processor and the Data Buffer Engine. Data Buffer The Data Buffer serves as the data interface between the Bus Master and the SIE. It is a combination of a 64-byte latched based bi-directional asynchronous FIFO and a single Dword AHB Holding Register. 6.7.1.3. USB Interface The USB interface includes the integrated Root Hub with two external ports, Port 1 and Port 2 as well as the Serial Interface Engine (SIE) and USB clock generator. The interface combines responsibility for executing bus transactions requested by the HC as well as the hub and port management specified by USB. 6.7.2 USB Host Controller Registers Map REGISTER ADDRESS 0xFFF0_5000 R/W DESCRIPTION RESET VALUE OpenHCI Registers HcRevision HcControl HcCommandStatus HcInterruptStatus HcInterruptEnbale HcInterruptDisbale HcHCCA HcPeriodCurrentED HcControlHeadED HcControlCurrentED HcBulkHeadEd HcBulkCurrentED R Host Controller Revision Register 0x0000_0010 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0xFFF0_5004 R/W Host Controller Control Register 0xFFF0_5008 R/W Host Controller Command Status Register 0xFFF0_500C R/W Host Controller Interrupt Status Register 0xFFF0_5010 R/W Host Controller Interrupt Enable Register 0xFFF0_5014 R/W Host Controller Interrupt Disable Register 0xFFF0_5018 R/W 0xFFF0_501C R/W Host Controller Register Host Controller Register Host Controller Register Communication Period Current Area ED 0xFFF0_5020 R/W Host Controller Control Head ED Register 0xFFF0_5024 R/W Control Current ED 0xFFF0_5028 R/W Host Controller Bulk Head ED Register 0xFFF0_502C R/W Host Controller Bulk Current ED Register - 169 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE OpenHCI Registers HcDoneHeadED HcFmInterval HcFrameRemaining HcFmNumber HcPeriodicStart HcLSThreshold HcRhDescriptorA HcRhDescriptorB HcRhStatus HcRhPortStatus [1] HcRhPortStatus [2] 0xFFF0_5030 R/W Host Controller Done Head Register Host Controller Register Host Controller Register Frame Frame Remaining Number 0x0000_0000 0xFFF0_5034 R/W Host Controller Frame Interval Register 0x0000_2EDF 0xFFF0_5038 R 0xFFF0_503C R 0x0000_0000 0x0000_0000 0xFFF0_5040 R/W Host Controller Periodic Start Register 0x0000_0000 0xFFF0_5044 R/W 0xFFF0_5048 R/W 0xFFF0_504C R/W 0xFFF0_5050 R/W 0xFFF0_5054 R/W 0xFFF0_5058 R/W Host Controller Low Speed Threshold 0x0000_0628 Register Host Controller Root Hub Descriptor A 0x0100_0002 Register Host Controller Root Hub Descriptor B 0x0000_0000 Register Host Controller Register Root Hub Status 0x0000_0000 Host Controller Root Hub Port Status 0x0000_0000 [1] Host Controller Root Hub Port Status 0x0000_0000 [2] 0x0XXX_XXXX 0x0000_0000 USB Configuration Registers TestModeEnable 0xFFF0_5200 R/W USB Test Mode Enable Register Mode Enable OperationalModeEnabl USB Operational 0xFFF0_5204 R/W e Register - 170 - W90N745CD/W90N745CDG Host Controller Revision Register REGISTER HcRevision OFFSET ADDRESS 0xFFF0_5000 R/W DESCRIPTION RESET VALUE R Host Controller Revision Register 27 Reserved 20 19 Reserved 12 11 Reserved 4 3 Revision 28 26 18 10 2 25 17 9 1 0x0000_0010 24 16 8 0 31 23 15 7 30 22 14 6 29 21 13 5 BITS DESCRIPTION [31:8] [7:0] Reserved Revision Reserved. Read/Write 0's Indicates the Open HCI Specification revision number implemented by the Hardware. Host Controller supports 1.0 specification. (X.Y = XYh) Host Controller Control Register REGISTER HcControl ADDRESS 0xFFF0_5004 R/W DESCRIPTION RESET VALUE R/W Host Controller Control Register 28 27 26 18 10 RWCE 2 PLE 25 17 9 RWC 1 0x0000_0000 24 16 8 IR 0 CBR 31 23 15 7 HCFS 30 22 14 6 29 21 13 Reserved 5 BLE Reserved 20 19 Reserved 12 11 4 CLE 3 ISE - 171 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTION [31:11] [10] Reserved RWCE Reserved. Read/Write 0's RemoteWakeupConnectedEnable If a remote wakeup signal is supported, this bit enables that operation. Since there is no remote wakeup signal supported, this bit is ignored. RemoteWakeupConnected This bit indicated whether the HC supports a remote wakeup signal. This implementation does not support any such signal. The bit is hard-coded to `0.' InterruptRouting This bit is used for interrupt routing: 0: Interrupts routed to normal interrupt mechanism (INT). 1: Interrupts routed to SMI. HostControllerFunctionalState This field sets the Host Controller state. The Controller may force a state change from USB SUSPEND to USB RESUME after detecting resume signaling from a downstream port. States are: [9] RWC [8] INR [7:6] HCFS 00: USB RESET 01: USBRESUME 10: USBOPERATIONAL 11: USBSUSPEND [5] [4] BLE CLE BulkListEnable When set this bit enables processing of the Bulk list. Control Listenable When set this bit enables processing of the Control list. Isochronous Enable [3] ISE When clear, this bit disables the Isochronous List when the Periodic List is enabled (so Interrupt EDs may be serviced). While processing the Periodic List, the Host Controller will check this bit when it finds an isochronous ED. Periodic Listenable When set, this bit enables processing of the Periodic (interrupt and isochronous) list. The Host Controller checks this bit prior to attempting any periodic transfers in a frame. ControlBulkServiceRatio Specifies the number of Control Endpoints serviced for every Bulk Endpoint. Encoding is N-1 where N is the number of Control Endpoints (i.e. `00' = 1 Control Endpoint; `11' = 3 Control Endpoints) [2] PLE [1:0] CBR - 172 - W90N745CD/W90N745CDG Host Controller Command Status Register REGISTER HcCommandStatus ADDRESS 0xFFF0_5008 R/W DESCRIPTION RESET VALUE R/W Host Controller Command Status Register 28 27 Reserved 19 11 Reserved 3 OCR DESCRIPTION 0x0000_0000 24 16 8 0 HCR 31 23 15 7 30 22 14 6 29 21 26 18 10 2 BLF 25 17 9 1 CLF 20 Reserved 13 12 5 Reserved 4 BITS [31:18] [17:16] [15:4] [3] Reserved SOC Reserved OCR Reserved ScheduleOverrunCount This field is increment every time the SchedulingOverrun bit in HcInterruptStatus is set. The count wraps from `11' to `00.' Reserved. Read/Write 0's OwnershipChangeRequest When set by software, this bit sets the OwnershipChange field in HcInterruptStatus. The bit is cleared by software. BulkListFilled Set to indicate there is an active ED on the Bulk List. The bit may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Bulk List. ControlListFilled Set to indicate there is an active ED on the Control List. It may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Control List. HostControllerReset This bit is set to initiate the software reset. This bit is cleared by the Host Controller, upon completed of the reset operation. [2] BLF [1] CLF [0] HCR - 173 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Host Controller Interrupt Status Register All bits are set by hardware and cleared by software. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE HcInterruptStatus 0xFFF0_500C R/W Host Controller Interrupt Status Register 28 20 27 26 Reserved 18 10 2 SOF 25 17 9 1 WDH 0x0000_0000 24 16 8 0 SCO 31 Reserved 23 15 7 Reserved BITS 30 OCH 22 14 6 RHSC 29 21 13 5 FNO 19 Reserved 12 11 Reserved 4 3 URE RDT DESCRIPTION [31] [30] [29:7] [6] Reserved OCH Reserved OwnershipChange This bit is set when the OwnershipChangeRequest bit of HcCommandStatus is set. Reserved RootHubStatusChange RHSC This bit is set when the content of HcRhStatus or the content of any HcRhPortStatus register has changed. FrameNumberOverflow Set when bit 15 of FrameNumber changes value. UnrecoverableError This event is not implemented and is hard-coded to `0.' ignored. ResumeDetected Writes are [5] FNO [4] URE [3] RDT Set when Host Controller detects resume signaling on a downstream port. StartOfFrame Set when the Frame Management block signals a `Start of Frame' event. [2] SOF - 174 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTION WritebackDoneHead [1] WDH Set after the Host HccaDoneHead. SchedulingOverrun [0] SCHO Set when the List Processor determines a Schedule Overrun has occurred. Controller has written HcDoneHead to Host Controller Interrupt Enable Register Writing a `1' to a bit in this register sets the corresponding bit, while writing a `0' leaves the bit unchanged. REGISTER HcInterruptEnable ADDRESS 0xFFF0_5010 R/W DESCRIPTION RESET VALUE R/W Host Controller Interrupt Enable Register 28 20 27 26 25 17 9 1 WDHE 0x0000_0000 24 16 8 0 SCHOE 31 MIE 23 15 7 Reserved BITS 30 OCE 22 14 6 RHCE 29 21 13 5 FNOE Reserved 19 18 Reserved 12 11 10 Reserved 4 3 2 UREE RDTE SOFE DESCRIPTION MasterInterruptEnable [31] MIE This bit is a global interrupt enable. A write of `1' allows interrupts to be enabled via the specific enable bits listed above. OwnershipChangeEnable [30] [29:7] [6] OCE Reserved RHSCE 0: Ignore 1: Enable interrupt generation due to Ownership Change. Reserved. Read/Write 0's RootHubStatusChangeEnable 0: Ignore 1: Enable interrupt generation due to Root Hub Status Change. - 175 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTION FrameNumberOverflowEnable [5] FNOE 0: Ignore 1: Enable interrupt generation due to Frame Number Overflow. [4] UREE UnrecoverableErrorEnable This event is not implemented. All writes to this bit are ignored. ResumeDetectedEnable [3] RDTE 0: Ignore 1: Enable interrupt generation due to Resume Detected. StartOfFrameEnable [2] SOFE 0: Ignore 1: Enable interrupt generation due to Start of Frame. WritebackDoneHeadEnable [1] WDHE 0: Ignore 1: Enable interrupt generation due to Write-back Done Head. SchedulingOverrunEnable [0] SCHOE 0: Ignore 1: Enable interrupt generation due to Scheduling Overrun. Host Controller Interrupt Disable Register Writing a `1' to a bit in this register clears the corresponding bit, while writing a `0' to a bit leaves the bit unchanged. REGISTER HcInterruptEnable ADDRESS 0xFFF0_5014 R/W DESCRIPTION RESET VALUE R/W Host Controller Interrupt Disable Register 28 20 12 4 UREE 0x0000_0000 24 16 8 0 SCHOE 31 MIE 30 OCE 29 21 13 5 FNOE 27 Reserved 26 18 10 2 SOFE 25 17 9 1 WDHE 23 15 7 Reserved 22 14 6 RHSCE 19 Reserved 11 Reserved 3 RDTE - 176 - W90N745CD/W90N745CDG BITS DESCRIPTION [31] MIE MasterInterruptEnable Global interrupt disable. A write of `1' disables all interrupts. OwnershipChangeEnable 0: Ignore 1: Disable interrupt generation due to Ownership Change. Reserved. Read/Write 0's RootHubStatusChangeEnable 0: Ignore 1: Disable interrupt generation due to Root Hub Status Change. FrameNumberOverflowEnable [30] [29:7] [6] OCE Reserved RHSCE [5] FNOE 0: Ignore 1: Disable interrupt generation due to Frame Number Overflow. UnrecoverableErrorEnable This event is not implemented. All writes to this bit will be ignored. ResumeDetectedEnable 0: Ignore 1: Disable interrupt generation due to Resume Detected. StartOfFrameEnable [4] UREE [3] RDTE [2] SOFE 0: Ignore 1: Disable interrupt generation due to Start of Frame. WritebackDoneHeadEnable [1] WDHE 0: Ignore 1: Disable interrupt generation due to Write-back Done Head. SchedulingOverrunEnable [0] SCHOE 0: Ignore 1: Disable interrupt generation due to Scheduling Overrun. - 177 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Host Controller Communication Area Register REGISTER HcHCCA ADDRESS 0xFFF0_5018 R/W DESCRIPTION RESET VALUE R/W Host Controller Register 28 HCCA 20 HCCA 12 HCCA 4 27 19 11 3 Reserved Communication Area 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 26 18 10 2 25 17 9 1 24 16 8 0 BITS DESCRIPTION [31:8] [7:0] HCCA Reserved HCCA Pointer to HCCA base address. Reserved Host Controller Period Current ED Register REGISTER HcPeriodCurretED ADDRESS 0xFFF0_501C R/W DESCRIPTION RESET VALUE R/W Host Controller Period Current ED Register 28 PCED 0x0000_0000 24 16 8 0 31 23 15 7 30 22 14 6 PCED 29 21 13 5 27 19 PCED 26 18 10 2 25 17 9 1 20 12 PCED 11 3 4 BITS [31:4] [3:0] PCED Reserved DESCRIPTION PeriodCurrentED. Pointer to the current Periodic List ED. Reserved. Read/Write 0's - 178 - W90N745CD/W90N745CDG Host Controller Control Head ED Register REGISTER HcControlHeadED ADDRESS 0xFFF0_5020 R/W DESCRIPTION RESET VALUE R/W Host Controller Control Head ED Register 28 CHED 0x0000_0000 24 16 8 0 31 23 15 7 30 22 14 6 CHED 29 21 13 5 27 19 CHED 26 18 10 2 Reserved 25 17 9 1 20 12 CHED 11 3 4 BITS [31:4] [3:0] CHED Reserved ControlHeadED DESCRIPTION Pointer to the Control List Head ED. Reserved Host Controller Control Current ED Register REGISTER HcControlCurrentED OFFSET ADDRESS 0xFFF0_5024 R/W DESCRIPTION RESET VALUE R/W Host Controller Control Current ED Register 0x0000_0000 28 CCED 31 23 15 7 30 22 14 6 CCED 29 21 13 5 27 19 CCED 26 18 10 2 Reserved 25 17 9 1 24 16 8 0 20 12 CCED 11 3 4 BITS [31:4] [3:0] CCED Reserved DESCRIPTION ControlCurrentED Pointer to the current Control List ED. Reserved. Read/Write 0's - 179 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Host Controller Bulk Head ED Register REGISTER HcBulkHEADED OFFSET ADDRESS 0xFFF0_5028 R/W DESCRIPTION RESET VALUE R/W Host Controller Bulk Head ED Register 28 BHED 0x0000_0000 24 16 8 0 31 23 15 7 30 22 14 6 BHED 29 21 13 5 27 19 BHED 26 18 10 2 Reserved 25 17 9 1 20 12 BHED 11 3 4 BITS [31:4] [3:0] BHED Reserved DESCRIPTION BulkHeadED. Pointer to the Bulk List Head ED. Reserved. Read/Write 0's Host Controller Bulk Current ED Register REGISTER HcBulkCurrentED OFFSET ADDRESS R/W 0xFFF0_502C DESCRIPTION RESET VALUE R/W Host Controller Bulk Current ED Register 0x0000_0000 28 BCED 31 23 15 7 30 22 14 6 BCED 29 21 13 5 27 19 BCED 26 18 10 2 Reserved 25 17 9 1 24 16 8 0 20 12 BCED 11 3 4 BITS [31:4] [3:0] BCED Reserved DESCRIPTION BulkCurrentED. Pointer to the current Bulk List ED. Reserved. Read/Write 0's - 180 - W90N745CD/W90N745CDG Host Controller Done Head Register REGISTER HcDoneHead ADDRESS 0xFFF0_5030 R/W DESCRIPTION RESET VALUE R/W Host Controller Done Head Register 28 DOHD 0x0000_0000 25 17 9 1 24 16 8 0 31 23 15 7 30 22 14 6 DOHD 29 21 13 5 27 19 DOHD 26 18 10 2 Reserved 20 12 DOHD 11 3 4 BITS [31:4] [3:0] DOHD Reserved DESCRIPTION DoneHead. Pointer to the current Done List Head ED. Reserved. Read/Write 0's Host Controller Frame Interval Register REGISTER HcFmInterval ADDRESS 0xFFF0_5034 R/W DESCRIPTION RESET VALUE R/W Host Controller Frame Interval Register 28 20 FSLDP 0x0000_2EDF 24 16 8 0 31 FINTVT 30 22 14 Reserved 29 21 13 5 27 FSLDP 26 18 10 FINTV 25 17 9 1 23 15 7 19 11 3 FINTV 12 4 6 2 - 181 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS 31 FINTVT DESCRIPTION FrameIntervalToggle This bit is toggled by HCD when it loads a new value into Frame Interval. FSLargestDataPacket This field specifies a value that is loaded into the Largest Data Packet Counter at the beginning of each frame. Reserved. Read/Write 0's Frame Interval This field specifies the length of a frame as (bit times - 1). For 12,000 bit times in a frame, a value of 11,999 is stored here. [30:16] [15:14] [13:0] FSLDP Reserved FINTV Host Controller Frame Remaining Register REGISTER HcFmInterval ADDRESS 0xFFF0_5038 R/W DESCRIPTION RESET VALUE R Host Controller Frame Remaining Register 0x0000_0000 28 20 12 4 FRM 31 FRMT 30 22 14 Reserved 29 21 13 5 27 Reserved 26 18 10 FRM 25 17 9 1 24 16 8 0 23 15 7 19 Reserved 11 3 6 2 BITS [31] [30:14] FRMT Reserved FrameRemainingToggle DESCRIPTION Loaded with FrameIntervalToggle when Frame Remaining is loaded. Reserved. Read/Write 0's Frame Remaining When the Host Controller is in the USBOPERATIONAL state, this 14-bit field decrements each 12 MHz clock period. When the count reaches 0, (end of frame) the counter reloads with Frame Interval. In addition, the counter loads when the Host Controller transitions into USBOPERATIONAL. [13:0] FRM - 182 - W90N745CD/W90N745CDG Host Controller Frame Number Register REGISTER HcFmNumber ADDRESS 0xFFF0_503C R/W DESCRIPTION RESET VALUE R Host Controller Frame Number Register 28 20 12 FRMN 0x0000_0000 24 16 8 0 31 23 15 7 30 22 14 6 29 21 13 5 27 Reserved 26 18 10 2 25 17 9 1 19 Reserved 11 3 FRMN 4 BITS [31:16] [15:0] Reserved FRMN DESCRIPTION Reserved. Read/Write 0's FrameNumber This 16-bit incrementing counter field is incremented coincident with the loading of FrameRemaining. The count rolls over from `000Fh' to `0h.' Host Controller Periodic Start Register REGISTER HcPeriodicStart ADDRESS 0xFFF0_5040 R/W DESCRIPTION RESET VALUE R/W Host Controller Periodic Start Register 28 20 12 4 PERST 0x0000_0000 24 16 8 0 31 23 15 7 30 22 14 6 29 21 13 5 27 Reserved 26 18 10 PERST 25 17 9 1 19 Reserved 11 3 2 - 183 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS [31:14] [13:0] Reserved PERST Reserved. Read/Write 0's PeriodicStart DESCRIPTION This field contains a value used by the List Processor to determine where in a frame the Periodic List processing must begin. Host Controller Low Speed Threshold Register REGISTER HcLSThreshold ADDRESS 0xFFF0_5044 R/W DESCRIPTION RESET VALUE R/W Host Controller Register 28 27 Low Speed Threshold 0x0000_0628 31 23 15 7 30 22 14 29 21 26 18 25 17 24 16 8 0 13 Reserved 6 5 Reserved 20 19 Reserved 12 11 4 3 LsTreshold DESCRIPTION 10 9 LsThreshold 2 1 BITS [31:12] [11:0] Reserved LsTreshold Rsvd. Read/Write 0's LSThreshold This field contains a value used by the Frame Management block to determine whether or not a low speed transaction can be started in the current frame. Host Controller Root Hub Descriptor A Register This register is only reset by a power-on reset. It is written during system initialization to configure the Root Hub. This bit should not be written during normal operation. REGISTER HcRhDescriptorA ADDRESS 0xFFF0_5048 R/W DESCRIPTION RESET VALUE R/W Host Controller Root Hub Descriptor A 0x0100.0002 Register - 184 - W90N745CD/W90N745CDG 31 23 15 7 30 22 14 Reserved 29 21 13 5 28 20 12 OCPM 27 POTPGT 26 18 10 DEVT 25 17 9 NPSW 24 16 8 PSWM 19 Reserved 11 OCPM 6 4 NDSP 3 2 1 0 BITS PowerOnToPowerGoodTime DESCRIPTION This field value is represented as the number of 2 ms intervals, which ensuring that the power switching is effective within 2 ms. Only bits [25:24] is implemented as R/W. The remaining bits are read only as `0'. It is not expected that these bits be written to anything other than 1h, but limited adjustment is provided. This field should be written to support system implementation. This field should always be written to a non-zero value. Reserved. Read/Write 0's NoOverCurrentProtection Global over-current reporting implemented in HYDRA-2. This bit should be written to support the external system port over-current implementation. 0 = Over-current status is reported 1 = Over-current status is not reported OverCurrentProtectionMode Global over-current reporting implemented in HYDRA-2. This bit should be written 0 and is only valid when NoOverCurrentProtection is cleared. 0 = Global Over-Current 1 = Individual Over-Current DeviceType table of none-4is not a compound device. NoPowerSwitching Global power switching implemented in HYDRA-2. This bit should be written to support the external system port power switching implementation. 0 = Ports are power switched. 1 = Ports are always powered on. PowerSwitchingMode Global power switching mode implemented in HYDRA-2. This bit is only valid when NoPowerSwitching is cleared. This bit should be written '0'. 0 = Global Switching 1 = Individual Switching NumberDownstreamPorts table of none-4 supports two downstream ports. [31:24] POTPGT [23:13] Reserved [12] NOCP [11] OCPM [10] DEVT [9] NPSW [8] PSWM [7:0] NDSP - 185 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Host Controller Root Hub Descriptor B Register This register is only reset by a power-on reset. It is written during system initialization to configure the Root Hub. These bits should not be written during normal operation. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE HcRhDescriptorB 0xFFF0_504C R/W Host Controller Root Hub Descriptor B Register 0x0000_0000 28 PPCM 31 23 15 7 30 22 14 6 29 21 13 5 27 19 PPCM 26 18 10 2 25 17 9 1 24 16 8 0 20 12 DEVRM 11 3 DEVRM 4 BITS DESCRIPTION PortPowerControlMask Global-power switching. This field is only valid if NoPowerSwitching is cleared and PowerSwitchingMode is set (individual port switching). When set, the port only responds to individual port power switching commands (Set/ClearPortPower). When cleared, the port only responds to global power switching commands (Set/ClearGlobalPower). 0 = Device not removable 1 = Global-power mask Port Bit relationship - Unimplemented ports are reserved, read/write '0'. 0 : Reserved 1 : Port 1 2 : Port 2 ... 15 : Port 15 DeviceRemoveable table of none-4 ports default to removable devices. 0 = Device not removable 1 = Device removable [31:16] PPCM [15:0] DEVRM Port Bit relationship 0 : Reserved 1 : Port 1 2 : Port 2 ... 15 : Port 15 Unimplemented ports are reserved, read/write '0'. - 186 - W90N745CD/W90N745CDG Host Controller Root Hub Status Register This register is reset by the USBRESET state. REGISTER HcRhStstus OFFSET ADDRESS 0xFFF0_5050 R/W DESCRIPTION RESET VALUE R/W Host Controller Root Hub Status Register 28 20 Reserved 0x0000_0000 24 16 LPSC 31 23 15 DRWE 30 22 14 6 29 21 13 5 27 Reserved 26 18 10 2 25 17 OVIC 19 11 Reserved 12 4 Reserved 9 1 OVRCI 8 0 LOPS 7 3 BITS DESCRIPTION (Write) ClearRemoteWakeupEnable [31] [30:18] [17] CRWE Reserved OVIC Writing a '1' to this bit clears DeviceRemoteWakeupEnable. Writing a '1' has no effect. Reserved. Read/Write 0's OverCurrentIndicatorChange This bit is set when OverCurrentIndicator changes. Writing a '1' clears this bit. Writing a '0' has no effect. (Read) LocalPowerStatusChange Not supported. Always read '0'. [16] LPSC (Write) SetGlobalPower Write a '1' issues a SetGlobalPower command to the ports. Writing a '0' has no effect. (Read) DeviceRemoteWakeupEnable This bit enables ports' ConnectStatusChange as a remote wakeup event. 0 = disabled 1 = enabled (Write) SetRemoteWakeupEnable Writing a '1' sets DeviceRemoteWakeupEnable. Writing a '0' has no effect. [14:2] Reserved Reserved. Read/Write 0's [15] DRWE - 187 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTION OverCurrentIndicator [1] OVRCI This bit reflects the state of the OVRCUR pin. This field is only valid if NoOverCurrentProtection and OverCurrentProtectionMode are cleared. 0 = No over-current condition 1 = Over-current condition (Read) LocalPowerStatus Not Supported. Always read '0'. [0] LOPS (Write) ClearGlobalPower Writing a '1' issues a ClearGlobalPower command to the ports. Writing a '0' has no effect. Host Controller Root Hub Port Status [1][2] This register is reset by the USBRESET state. REGISTER HcRhPortStatus [1] HcRhPortStatus [2] ADDRESS 0xFFF0_5054 0xFFF0_5058 R/W DESCRIPTION RESET VALUE R/W Host Controller Root Hub Port Status [1] R/W Host Controller Root Hub Port Status [2] 28 27 26 18 PSSC 0x0000_0000 0x0000_0000 24 16 CSC 31 23 15 7 30 22 Reserved 14 6 Reserved 29 21 13 5 25 17 PESC Reserved 20 19 PRSC POCIC 12 Reserved 11 3 CPS 10 2 SPS 9 LSDA 4 SPR 1 SPE 8 PPS 0 DRM BITS [31:21] Reserved Reserved. Read/Write 0's PortResetStatusChange [20] PRSC DESCRIPTION This bit indicates that the port reset signal has completed. 0 = Port reset is not complete. 1 = Port reset is complete. - 188 - W90N745CD/W90N745CDG Continued. BITS [19] POCIC DESCRIPTION PortOverCurrentIndicatorChange This bit is set when OverCurrentIndicator changes. Writing a '1' clears this bit. Writing a '0' has no effect. PortSuspendStatusChange This bit indicates the completion of the selective resume sequence for the port. 0 = Port is not resumed. 1 = Port resume is complete. PortEnableStatusChange This bit indicates that the port has been disabled due to a hardware event (cleared PortEnableStatus). 0 = Port has not been disabled. 1 = PortEnableStatus has been cleared. ConnectStatusChange This bit indicates a connect or disconnect event has been detected. Writing a '1' clears this bit. Writing a '0' has no effect. 0 = No connect/disconnect event. 1 = Hardware detection of connect/disconnect event. Note: If DeviceRemoveable is set, this bit resets to '1'. Reserved. Read/Write 0's (Read) LowSpeedDeviceAttached This bit defines the speed (and bud idle) of the attached device. It is only valid when CurrentConnectStatus is set. 0 = Full Speed device 1 = Low Speed device (Write) ClearPortPower Writing a '1' clears PortPowerStatus. Writing a '0' has no effect (Read) PortPowerStatus This bit reflects the power state of the port regardless of the power switching mode. 0 = Port power is off. 1 = Port power is on. Note: If NoPowerSwitching is set, this bit is always read as '1'. (Write) SetPortPower Writing a '1' sets PortPowerStatus. Writing a '0' has no effect. [18] PSSC [17] PESC [16] CSC [15:10] Reserved [9] LSDA [8] PPS [7:5] Reserved Reserved. Read/Write 0's - 189 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS (Read) PortResetStatus [4] SPR DESCRIPTION 0 = Port reset signal is not active. 1 = Port reset signal is active. (Write) SetPortReset Writing a '1' sets PortResetStatus. Writing a '0' has no effect. (Read) PortOverCurrentIndicator table of none-2 supports global over-current reporting. This bit reflects the state of the OVRCUR pin dedicated to this port. This field is only valid if NoOverCurrentProtection is cleared and OverCurrentProtectionMode is set. 0 = No over-current condition 1 = Over-current condition (Write) ClearPortSuspend Writing a '1' initiates the selective resume sequence for the port. Writing a '0' has no effect. (Read) PortSuspendStatus 0 = Port is not suspended 1 = Port is selectively suspended (Write) SetPortSuspend Writing a '1' sets PortSuspendStatus. Writing a '0' has no effect. (Read) PortEnableStatus 0 = Port disabled. 1 = Port enabled. (Write) SetPortEnable Writing a '1' sets PortEnableStatus. Writing a '0' has no effect. (Read) CurrentConnectStatus 0 = No device connected. 1 = Device connected. [3] CPS [2] SPS [1] SPE [0] DRM NOTE: If DeviceRemoveable is set (not removable) this bit is always '1'. (Write) ClearPortEnable Writing '1' a clears PortEnableStatus. Writing a '0' has no effect. - 190 - W90N745CD/W90N745CDG USB Operational Mode Enable Register This register selects which operational mode is enabled. Bits defined as write-only are read as 0's. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE OperationalModeEnable 0xFFF0_5204 R/W USB Operational Mode Enable Register 0x0000_0000 24 16 8 SIEPD 0 DBREG 31 23 15 7 30 22 14 6 Reserved 29 21 13 5 28 20 12 Reserved 27 Reserved 26 18 10 2 Reserved 25 17 9 1 19 Reserved 11 3 OVRCUR 4 BITS BIT DESCRIPTION Reserved Reserved. Read/write 0 [31:9] [8] SIEPD SIE Pipeline Disable When set, waits for all USB bus activity to complete prior to returning completion status to the List Processor. This is a failsafe mechanism to avoid potential problems with the clk_dr transition between 1.5 MHz and 12 MHz. Reserved. Read/write 0 [7:4] Reserved OVRCURP (over current indicator polarity) [3] OVRCURP When the OVRCURP bit is clear, the OVRCUR non-inverted to input into USB host controller. In contrast, when the OVRCURP bit is set, the OVRCUR inverted to input into USB host controller. Reserved. Read/write 0 Data Buffer Region 16 When set, the size of the data buffer region is 16 bytes. Otherwise, the size is 32 bytes. [2:1] [0] Reserved DBREG - 191 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.8 USB Device Controller The USB controller interfaces the AHB bus and the USB bus. The USB controller contains both the AHB master interface and AHB slave interface. CPU programs the USB controller through the AHB slave interface. For IN or OUT transfer, the USB controller needs to write data to memory or read data from memory through the AHB master interface. The USB controller also contains the USB transceiver to interface the USB. 6.8.1 USB Endpoints It consists of four endpoints, designated EP0, EPA, EPB and EPC. Each is intended for a particular use as described below: EP0: the default endpoint uses control transfer (In/Out) to handle configuration and control functions required by the USB specification. Maximum packed size is 16 bytes. EPA: designed as a general endpoint. This endpoint could be programmed to be an Interrupt IN endpoint or an Isochronous IN endpoint or a Bulk In endpoint or Bulk OUT endpoint. EPB: designed as a general endpoint. This endpoint could be programmed to be an Interrupt IN endpoint or an Isochronous IN endpoint or a Bulk In endpoint or Bulk OUT endpoint. EPC: designed as a general endpoint. This endpoint could be programmed to be an Interrupt IN endpoint or an Isochronous IN endpoint or a Bulk In endpoint or Bulk OUT endpoint. 6.8.2 Standard Device Request The USB controller has built-in hard-wired state machine to automatically respond to USB standard device request. It also supports to detect the class and vendor requests. For Get Descriptor request and Class or Vendor command, the firmware will control these procedures. 6.8.3 USB Device Register Description USB Control Register (USB_CTL) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_CTL 31 23 15 7 CCMD 0xFFF0_6000 30 22 14 6 VCMD 29 21 13 5 SIE_RCV R/W USB control register 28 Reserved 20 Reserved 12 Reserved 4 3 RWU_EN 2 SUSP 1 11 10 9 19 18 17 27 26 25 0x0000_0000 24 16 8 0 USB_EN SUS_TST USB_RST - 192 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:8] Reserved USB Class Command Decode Control Enable 0: Disable, the H/W circuit doesn't need to decode USB class command. It will return a stall status when it received a USB Class Command. 1: Enable, the H/W circuit decodes USB class command. It will assert an interrupt event when it received a USB Class Command. USB Vendor Command Decode Enable 0: Disable, the H/W circuit doesn't need to decode USB vendor command. It will return a stall status when it received a USB Vendor Command. 1: Enable, the H/W circuit decodes USB vendor command. It will assert an interrupt event when it received a USB Vendor Command. USB SIE Differential RCV Source 0: RCV generated by the SIE 1: RCV generated by the USB transceiver USB Suspend Accelerate Test 0: Normal Operation 1: USB Suspend Accelerate Test (Only for Test) USB Remote Wake-up Enable 0: Disable USB Remote Wake-Up Detect 1: Enable USB Remote Wake-Up Detect USB Suspend Detect Enable 0: Disable USB Suspend Detect 1: Enable USB Suspend Detect USB Engine Reset 0: Normal operation 1: Reset USB Engine USB Engine Enable 0: disable USB Engine 1: enable USB Engine Note: set this bit to "0", the device is absent from host. After set this bit to "1", the host will detect a device attached. [7] CCMD [6] VCMD [5] SIE_RCV [4] SUS_TST [3] RWU_EN [2] SUSP [1] USB_RST [0] USB_EN - 193 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USB Class or Vendor command Register (USB_CVCMD) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_CVCMD 0xFFF0_6004 R/W USB class or vendor command register 0x0000_0000 31 23 15 7 30 22 14 6 Reserved 29 21 13 5 28 Reserved 20 Reserved 12 Reserved 4 27 19 11 3 26 18 10 2 CVI_LG 25 17 9 1 24 16 8 0 BITS DESCRIPTIONS [31:5] [4:0] CVI_LG Reserved Byte Length for Class and Vendor Command and Get Descriptor Return Data Packet USB Interrupt Enable Register (USB_IE) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_IE 31 23 15 RUM_CLKI 7 CLAI 0xFFF0_6008 30 22 14 RST_ENDI 6 GSTRI R/W 29 21 13 USB interrupt enable register 28 Reserved 20 Reserved 12 USB_BTI 4 GDEVI 11 CVSI 3 ERRI 10 CDII 2 RUMI 27 19 26 18 0x0000_0000 25 17 9 CDOI 1 SUSI 24 16 8 VENI 0 RSTI USB_CGI 5 GCFGI - 194 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:16] [15] RUM_CLKI Reserved Interrupt enable for RESUME (for clock is stopped) 0: Disable 1: Enable Interrupt enable for USB reset end 0: Disable 1: Enable Interrupt Enable for Device Configured 0: Disable 1: Enable Note: the interrupt occurs when device configured or dis-configured. Interrupt Enable for USB Bus Transition 0: Disable 1: Enable Interrupt Enable Control for Status Phase of Class or Vendor Command 0: Disable 1: Enable Interrupt Enable Control for Data-In of Class or Vendor Command 0: Disable 1: Enable Interrupt Enable Control for Data-Out of Class or Vendor Command 0: Disable 1: Enable Interrupt Enable Control for USB Vendor Command 0: Disable 1: Enable Interrupt Enable Control for USB Class Command 0: Disable 1: Enable Interrupt Enable Control for USB Get_String_Descriptor Command 0: Disable 1: Enable Interrupt Enable Control for USB Get_Configuration_Descriptor Command 0: Disable 1: Enable [14] RST_ENDI [13] USB_CGI [12] USB_BTI [11] CVSI [10] CDII [9] CDOI [8] VENI [7] CLAI [6] GSTRI [5] GCFGI - 195 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [4] GDEVI Interrupt Enable Control for USB Get_Device_Descriptor Command 0: Disable 1: Enable Interrupt Enable Control for USB Error Detect 0: Disable 1: Enable Interrupt Enable Control for USB Resume Detect 0: Disable 1: Enable Interrupt Enable Control for USB Suspend Detect 0: Disable 1: Enable Interrupt Enable Control for USB Reset Command Detect 0: Disable 1: Enable [3] ERRI [2] RUMI [1] SUSI [0] RSTI USB Interrupt status Register (USB_IS) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_IS 0xFFF6_000C R USB interrupt status register 0x0000_0000 31 23 15 RUM_CLKS 7 CLAS 30 22 14 RSTENDS 6 GSTRS 29 21 13 USB_CGS 5 GCFGS 28 Reserved 20 19 Reserved 12 USB_BTS 4 GDEVS 27 18 11 CVSS 3 ERRS 26 25 17 24 16 8 VENS 0 RSTS 10 CDIS 2 RUMS 9 CDOS 1 SUSS - 196 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:16] Reserved Interrupt status for RESUME (for clock is stopped) [15] RUM_CLKS 0: No Interrupt Generated 1: Interrupt Generated Interrupt status for USB reset end [14] RSTENDS 0: No Interrupt Generated 1: Interrupt Generated Interrupt Status for USB Device Configured [13] USB_CGS 0: No Interrupt Generated 1: Interrupt Generated(configured and dis-configured) Interrupt Status for USB Bus Transition [12] USB_BTS 0: No Interrupt Generated 1: Interrupt Generated Interrupt Status for Status Phase of Class or Vendor Command [11] CVSS 0: No Interrupt Generated 1: Interrupt Generated Interrupt Status for Data-In of Class or Vendor Command [10] CDIS 0: No Interrupt Generated 1: Interrupt Generated Interrupt Status for Data-Out of Class or Vendor Command [9] CDOS 0: No Interrupt Generated 1: Interrupt Generated Interrupt Status for USB Vendor Command [8] VENS 0: No Interrupt Generated 1: Interrupt Generated Interrupt Status for USB Class Command [7] CLAS 0: No Interrupt Generated 1: Interrupt Generated - 197 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS Interrupt Status for USB Get_String_Descriptor Command [6] GSTRS 0: No Interrupt Generated 1: Interrupt Generated Interrupt Status for USB Get_Configuration_Descriptor Command [5] GCFGS 0: No Interrupt Generated 1: Interrupt Generated Interrupt Status for USB Get_Device_Descriptor Command [4] GDEVS 0: No Interrupt Generated 1: Interrupt Generated Interrupt Status for USB Error Detect [3] ERRS 0: No Interrupt Generated 1: Interrupt Generated Interrupt Status for USB Resume Detect [2] RUMS 0: No Interrupt Generated 1: Interrupt Generated Interrupt Status for USB Suspend Detect [1] SUSS 0: No Interrupt Generated 1: Interrupt Generated Interrupt Status for USB Reset Command Detect [0] RSTS 0: No Interrupt Generated 1: Interrupt Generated USB Interrupt Status Clear (USB_IC) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_IC 0xFFF6_0010 R/W USB interrupt status clear register 0x0000_0000 - 198 - W90N745CD/W90N745CDG 31 23 15 RUM_CLKC 7 CLAC 30 22 14 RSTENDC 6 GSTRC 29 21 13 USB_CGC 5 GCFGC 28 Reserved 20 Reserved 12 USB_BTC 4 GDEVC 27 19 11 CVSC 3 ERRC 26 18 10 CDIC 2 RUMC 25 17 9 CDOC 1 SUSC 24 16 8 VENC 0 RSTC BITS DESCRIPTIONS [31:16] [15] RUM_CLKC Reserved Interrupt status clear for RESUME (for clock is stopped) 0: NO Operation 1: Clear Interrupt Status Interrupt status clear for USB reset end 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for USB Device Configured 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for USB Bus Transition 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for Status Phase of Class or Vendor Command 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for Data-In of Class or Vendor Command 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for Data-Out of Class or Vendor Command 0: NO Operation 1: Clear Interrupt Status [14] RSTENDC [13] USB_CGC [12] USB_BTC [11] CVSC [10] CDIC [9] CDOC - 199 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [8] VENC Interrupt Status Clear for USB Vendor Command 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for USB Class Command 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for USB Get_String_Descriptor Command 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for USB Get_Configuration_Descriptor Command 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for USB Get_Device_Descriptor Command 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for USB Error Detect 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for USB Resume Detect 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for USB Suspend Detect 0: NO Operation 1: Clear Interrupt Status Interrupt Status Clear for USB Reset Command Detect 0: NO Operation 1: Clear Interrupt Status [7] CLAC [6] GSTRC [5] GCFGC [4] GDEVC [3] ERRC [2] RUMC [1] SUSC [0] RSTC USB Interface and String Register (USB_IFSTR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_IFSTR 0xFFF06014 R/W USB interface and string register 0x0000_0000 - 200 - W90N745CD/W90N745CDG 31 23 15 7 STR4_EN 30 22 14 6 STR3_EN 29 21 13 Reserved 5 STR2_EN 4 STR1_EN 3 INF4_EN 2 INF3_EN 28 27 26 18 10 25 17 9 STR6_EN 1 INF2_EN 24 16 8 STR5_EN 0 INF1_EN Reserved 20 19 Reserved 12 11 BITS DESCRIPTIONS [31:10] Reserved USB String Descriptor-6 Control [9] STR6_EN 0: Disable 1: Enable USB String Descriptor-5 Control [8] STR5_EN 0: Disable 1: Enable USB String Descriptor-4 Control [7] STR4_EN 0: Disable 1: Enable USB String Descriptor-3 Control [6] STR3_EN 0: Disable 1: Enable USB String Descriptor-2 Control [5] STR2_EN 0: Disable 1: Enable USB String Descriptor-1 Control [4] STR1_EN 0: Disable 1: Enable - 201 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS USB Interface-4 Control [3] INF4_EN 0: Disable 1: Enable USB Interface-3 Control [2] INF3_EN 0: Disable 1: Enable USB Interface-2 Control [1] INF2_EN 0: Disable 1: Enable USB Interface-1 Control [0] INF1_EN 0: Disable 1: Enable USB Control transfer-out port 0 (USB_ODATA0) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_ODATA0 0xFFF06018 R USB control transfer-out port 0 register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 ODATA0 20 ODATA0 12 ODATA0 4 ODATA0 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 BITS DESCRIPTIONS [31:0] ODATA0 Control Transfer-out data 0 - 202 - W90N745CD/W90N745CDG USB Control transfer-out port 1 (USB_ODATA1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_ODATA1 31 23 15 7 0xFFF0601C 30 22 14 6 29 21 13 5 R USB control transfer-out port 1 register 28 ODATA1 20 ODATA1 12 ODATA1 4 ODATA1 3 2 1 11 10 9 19 18 17 27 26 25 0x0000_0000 24 16 8 0 BITS DESCRIPTIONS [31:0] ODATA1 Control Transfer-out data 1 USB Control transfer-out port 2 (USB_ODATA2) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_ODATA2 0xFFF06020 R USB control transfer-out port 2 register 28 ODATA2 20 ODATA2 12 ODATA2 4 ODATA2 27 19 11 3 26 18 10 2 25 17 9 1 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 24 16 8 0 BITS DESCRIPTIONS [31:0] ODATA2 Control Transfer-out data 2 - 203 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USB Control transfer-out port 3 (USB_ODATA3) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_ODATA3 31 23 15 7 0xFFF06024 30 22 14 6 29 21 13 5 R USB control transfer-out port 3 register 28 ODATA3 20 ODATA3 12 ODATA3 4 ODATA3 3 2 1 11 10 9 19 18 17 27 26 25 0x0000_0000 24 16 8 0 BITS DESCRIPTIONS [31:0] ODATA3 Control Transfer-out data 3 USB Control transfer-in data port0 Register (USB_IDATA0) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_IDATA0 31 23 15 7 0xFFF06028 30 22 14 6 29 21 13 5 R/W USB transfer-in data port0 register 28 IDATA0 20 IDATA0 12 IDATA0 4 IDATA0 3 2 1 11 10 9 19 18 17 27 26 25 0x0000_0000 24 16 8 0 BITS DESCRIPTIONS [31:6] IDATA0 Control transfer-in data0 - 204 - W90N745CD/W90N745CDG USB Control transfer-in data port 1 Register (USB_IDATA1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_IDATA1 31 23 15 7 0xFFF0602C 30 22 14 6 29 21 13 5 R/W USB control transfer-in data port 1 28 IDATA1 20 IDATA1 12 IDATA1 4 IDATA1 3 2 1 11 10 9 19 18 17 27 26 25 0x0000_0000 24 16 8 0 BITS DESCRIPTIONS [31:6] IDATA1 Control transfer-in data1 USB Control transfer-in data port 2 Register (USB_IDATA2) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_IDATA2 31 23 15 7 0xFFF06030 30 22 14 6 29 21 13 5 R/W USB control transfer-in data port 2 28 IDATA2 20 IDATA2 12 IDATA2 4 IDATA2 3 2 1 11 10 9 19 18 17 27 26 25 0x0000_0000 24 16 8 0 BITS DESCRIPTIONS [31:6] IDATA2 Control transfer-in data2 - 205 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USB Control transfer-in data port 3 Register (USB_IDATA3) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_IDATA3 31 23 15 7 0xFFF06034 30 22 14 6 29 21 13 5 R/W USB control transfer-in data port 3 28 IDATA3 20 IDATA3 12 IDATA3 4 IDATA3 3 2 1 11 10 9 19 18 17 27 26 25 0x0000_0000 24 16 8 0 BITS DESCRIPTIONS [31:6] IDATA3 Control transfer-in data3 USB SIE Status Register (USB_SIE) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_SIE 31 23 15 7 0xFFF06038 30 22 14 6 29 21 13 5 R USB SIE status Register 28 20 12 4 27 Reserved 19 Reserved 11 Reserved 3 2 1 10 9 18 17 26 25 0x0000_0000 24 16 8 0 USB_DMS Reserved USB_DPS - 206 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:2] [1] USB_DPS Reserved USB Bus D+ Signal Status 0: USB Bus D+ Signal is low 1: USB Bus D+ Signal is high USB Bus D- Signal Status 0: USB Bus D- Signal is low 1: USB Bus D- Signal is high [0] USB_DMS USB Engine Register (USB_ENG) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_ENG 31 23 15 7 0xFFF0603C 30 22 14 6 Reserved 29 21 13 5 R/W 28 20 12 4 USB Engine Register 27 Reserved 19 Reserved 11 Reserved 3 SDO_RD 2 CV_LDA 1 10 9 26 18 25 17 0x0000_0000 24 16 8 0 CV_DAT CV_STL BITS DESCRIPTIONS [31:4] Reserved Setup or Bulk-Out Data Read Control 0: NO Operation 1: Read Setup or Bulk-Out Data from USB Host NOTE: this bit will auto clear after 32 HCLK USB Class and Vendor Command Last Data Packet Control 0: NO Operation 1: Last Data Packet for Data Input of Class and Vendor Command NOTE: this bit will auto clear after 32 HCLK [3] SDO_RD [2] CV_LDA - 207 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [1] CV_STL USB Class and Vendor Command Stall Control 0: NO Operation 1: Return Stall for Class and Vendor Command NOTE: this bit will auto clear after 32 HCLK USB Class and Vendor Command return data control 0: NO Operation 1: The Data Packet for Data Input of Class and Vendor Command or Get Descriptor command is ready. NOTE: this bit will auto clear after 32 HCLK [0] CV_DAT USB Control Register (USB_CTLS) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_CTLS 0xFFF06040 R USB control transfer status register 0x0000_0000 31 23 15 7 30 22 14 6 Reserved 29 21 13 5 28 Reserved 20 Reserved 12 CONF 4 27 19 11 3 26 18 10 2 CTLRPS 25 17 9 1 24 16 8 0 ITS DESCRIPTIONS [31:16] [15:8] [7:5] [4:0] CTLRPS CONF Reserved USB configured value Reserved Control transfer received packet size - 208 - W90N745CD/W90N745CDG USB Configured Value Register (USB_CONFD) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USB_CONFD 0xFFF06044 R/W USB Configured Value register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 Reserved 20 Reserved 12 Reserved 4 CONFD 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 BITS DESCRIPTIONS [31:8] [7:0] CONFD Reserved Software configured value USB Endpoint A Information Register (EPA_INFO) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPA_INFO 31 Reserved 23 15 7 0xFFF06048 30 22 14 EPA_ALT 6 EPA_CFG 5 29 21 13 R/W USB endpoint A information register 28 EPA_DIR 20 EPA_MPS 12 4 11 3 10 EPA_INF 2 1 EPA_NUM 9 19 27 Reserved 18 26 0x0000_0000 25 17 24 16 8 0 EPA_TYPE EPA_MPS - 209 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTIONS [31] Reserved Endpoint A type 00: reserved 01: bulk 10: interrupt 11: isochronous Endpoint A direction 0: OUT 1: IN Reserved EPA_MPS EPA_ALT EPA_INF EPA_CFG EPA_NUM Endpoint A max. packet size Endpoint A alternative setting (READ ONLY) Endpoint A interface Endpoint A configuration Endpoint A number [30:29] EPA_TYPE [28] [27:26] [25:16] [15:12] [11:8] [7:4] [3:0] EPA_DIR USB Endpoint A Control Register (EPA_CTL) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPA_CTL 31 23 15 7 Reserved 0xFFF0604C 30 22 14 6 EPA_ZERO 29 21 13 5 R/W USB endpoint A control register 28 Reserved 20 Reserved 12 Reserved 4 3 2 EPA_RDY 11 10 19 18 27 26 0x0000_0000 25 17 9 1 EPA_RST 24 16 8 0 EPA_EN EPA_STL_CLR EPA_THRE EPA_STL - 210 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:6] [6] [5] EPA_ZERO EPA_STL_CLR Reserved Send zero length packet to HOST CLEAR the Endpoint A stall(WRITE ONLY) Endpoint A threshold (only for ISO) [4] EPA_THRE 1: once available space in FIFO over 16 bytes, DMA accesses memory 0: once available space in FIFO over 32 bytes, DMA accesses memory [3] [2] [1] [0] EPA_STL EPA_RDY EPA_RST EPA_EN Set the Endpoint A stall The memory is ready for Endpoint A to access Endpoint A reset Endpoint A enable USB Endpoint A interrupt enable Register (EPA_IE) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPA_IE 0xFFF06050 R/W USB endpoint A Interrupt Enable register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 EPA_CF_IE 28 20 12 4 EPA_BUS_ERR_IE 27 Reserved 19 Reserved 11 Reserved 3 EPA_DMA_IE 26 18 10 2 EPA_ALT_IE 25 17 9 1 EPA_TK_IE 24 16 8 0 EPA_STL_IE Reserved - 211 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:6] [5] [4] [3] [2] [1] [0] EPA_CF_IE EPA_BUS_ERR_IE EPA_DMA_IE EPA_ALT_IE EPA_TK_IE EPA_STL_IE Reserved Endpoint A clear feature interrupt enable Endpoint A system bus error interrupt enable Endpoint A DMA transfer complete interrupt enable Endpoint A alternate setting interrupt enable Endpoint A token input interrupt enable Endpoint A stall interrupt enable USB Endpoint A Interrupt Clear Register (EPA_IC) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPA_IC 31 23 15 7 Reserved 0xFFF06054 30 22 14 6 29 21 13 5 W USB endpoint A interrupt clear register 28 Reserved 20 Reserved 12 Reserved 4 3 EPA_DMA_IC 0x0000_0000 25 17 9 1 24 16 8 0 EPA_STL_IC 27 19 11 26 18 10 2 EPA_ALT_IC EPA_CF_IC EPA_BUS_ERR_IC EPA_TK_IC BITS DESCRIPTIONS [31:6] [5] [4] [3] EPA_CF_INT_IC EPA_BUS_ERR_IC EPA_DMA_IC Reserved Endpoint A clear feature interrupt clear Endpoint A system bus error interrupt clear Endpoint A DMA transfer complete interrupt clear - 212 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [2] [1] [0] EPA_ALT_IC EPA_TK_IC EPA_STL_IC Endpoint A alternate setting interrupt clear Endpoint A token input interrupt clear Endpoint A stall interrupt clear USB Endpoint A Interrupt Status Register (EPA_IS) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPA_IS 0xFFF06058 R USB endpoint A interrupt status register 0x0000_0000 31 23 15 7 Reserved 30 22 14 6 29 21 13 5 EPA_CF_IS 28 Reserved 20 Reserved 12 Reserved 4 EPA_BUS_ERR_IS 27 19 11 3 EPA_DMA_IS 26 18 10 2 EPA_ALT_IS 25 17 9 1 EPA_TK_IS 24 16 8 0 EPA_STL_IS BITS DESCRIPTIONS [31:6] [5] [4] [3] [2] [1] [0] EPA_CF_IS EPA_BUS_ERR_IS EPA_DMA_IS EPA_ALT_IS EPA_TK_IS EPA_STL_IS Reserved Endpoint A clear feature interrupt status Endpoint A system bus error interrupt status Endpoint A DMA transfer complete interrupt status Endpoint A alternative setting interrupt status Endpoint A token interrupt status Endpoint A stall interrupt status - 213 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USB Endpoint A Address Register (EPA_ADDR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPA_ADDR 0xFFF0605C R/W USB endpoint A address register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 27 26 18 10 2 25 17 9 1 24 16 8 0 EPA_ADDR 20 19 EPA_ADDR 12 4 11 3 EPA_ADDR EPA_ADDR BITS DESCRIPTIONS [31:0] EPA_ADDR Endpoint A transfer address USB Endpoint A transfer length Register (EPA_LENTH) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPA_LENTH 0xFFF06060 R/W USB endpoint register A transfer length 0x0000_0000 31 23 15 7 30 22 Reserved 14 6 29 21 13 5 28 Reserved 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 EPA_LENTH EPA_LENTH EPA_LENTH - 214 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:20] [19:0] EPA_LENTH Reserved Endpoint A transfer length USB Endpoint B Information Register (EPB_INFO) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPB_INFO 31 Reserved 23 15 7 0xFFF06064 30 22 14 EPB_ALT 6 EPB_CFG 5 29 21 13 R/W USB endpoint B information register 28 EPB_DIR 20 EPB_MPS 12 4 11 3 10 EPB_INF 2 1 EPB_NUM 9 19 27 Reserved 18 26 0x0000_0000 25 17 24 16 8 0 EPB_TYPE EPB_MPS BITS DESCRIPTIONS [31] Reserved Endpoint B type 00: reserved [30:29] EPB_TYPE 01: bulk 10: interrupt 11: isochronous Endpoint B direction [28] EPB_DIR 0: OUT 1: IN [27:26] [25:16] EPB_MPS Reserved Endpoint B max. packet size - 215 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [15:12] [11:8] [7:4] [3:0] EPB_ALT EPB_INF EPB_CFG EPB_NUM Endpoint B alternative setting (READ ONLY) Endpoint B interface Endpoint B configuration Endpoint B number USB Endpoint B Control Register (EPB_CTL) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPB_CTL 0xFFF06068 R/W USB endpoint B control register 0x0000_0000 31 23 15 7 Reserved 30 22 14 6 EPB_ZERO 29 21 13 5 EPB_STL_CLR 28 Reserved 20 Reserved 12 Reserved 4 EPB_THRE 27 19 11 3 EPB_STL 26 18 10 2 EPB_RDY 25 17 9 1 EPB_RST 24 16 8 0 EPB_EN BITS DESCRIPTIONS [31:7] [6] [5] EPB_ZERO EPB_STL_CLR Reserved Send zero length packet back to HOST Clear the Endpoint B stall(WRITE ONLY) Endpoint B threshold (only for ISO) [4] EPB_THRE 1: once available space in FIFO over 16 bytes, DMA accesses memory 0: once available space in FIFO over 32 bytes, DMA accesses memory [3] EPB_STL Set the Endpoint B stall - 216 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [2] [1] [0] EPB_RDY EPB_RST EPB_EN The memory is ready for Endpoint B to access Endpoint B reset Endpoint B enable USB Endpoint B interrupt enable Register (EPB_IE) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPB_IE 0xFFF0606C R/W USB endpoint B Interrupt Enable register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 EPB_CF_IE 28 20 12 4 EPB_BUS_ERR_IE 27 Reserved 19 Reserved 11 Reserved 3 EPB_DMA_IE 26 18 10 2 EPB_ALT_IE 25 17 9 1 EPB_TK_IE 24 16 8 0 EPB_STL_IE Reserved BITS DESCRIPTIONS [31:6] [5] [4] [3] [2] [1] [0] EPB_CF_IE EPB_BUS_ERR_IE EPB_DMA_IE EPB_ALT_IE EPB_TK_IE EPB_STL_IE Reserved Endpoint B clear feature interrupt enable Endpoint B system bus error interrupt enable Endpoint B DMA transfer complete interrupt enable Endpoint B alternate setting interrupt enable Endpoint B token input interrupt enable Endpoint B stall interrupt enable - 217 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USB Endpoint B Interrupt Clear Register (EPB_IC) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPB_IC 0xFFF06070 W USB endpoint register B interrupt clear 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 EPB_CF_IC 28 20 12 4 EPB_BUS_ERR_IC 27 Reserved 19 Reserved 11 Reserved 3 EPB_DMA_IC 26 18 10 2 EPB_ALT_IC 25 17 9 1 EPB_TK_IC 24 16 8 0 EPB_STL_IC Reserved BITS DESCRIPTIONS [31:6] [5] [4] [3] [2] [1] [0] EPB_CF_IC EPB_BUS_ERR_IC EPB_DMA_IC EPB_ALT_IC EPB_TK_IC EPB_STL_IC Reserved Endpoint B clear feature interrupt clear Endpoint B system bus error interrupt clear Endpoint B DMA transfer complete interrupt clear Endpoint B alternate setting interrupt clear Endpoint B token input interrupt clear Endpoint B stall interrupt clear USB Endpoint B Interrupt Status Register (EPB_IS) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPB_IS 0xFFF06074 R USB endpoint register B interrupt status 0x0000_0000 - 218 - W90N745CD/W90N745CDG 31 23 15 7 30 22 14 6 29 21 13 5 EPB_CF_IS 28 20 12 4 EPB_BUS_ERR_IS 27 Reserved 19 Reserved 11 Reserved 3 EPB_DMA_IS 26 18 10 2 EPB_ALT_IS 25 17 9 1 EPB_TK_IS 24 16 8 0 EPB_STL_IS Reserved BITS DESCRIPTIONS [31:6] [5] [4] [3] [2] [1] [0] EPB_CF_IS EPB_DMA_IS EPB_DMA_IS EPB_ALT_IS EPB_TK_IS EPB_STL_IS Reserved Endpoint B clear feature interrupt status Endpoint B system bus error interrupt status Endpoint B DMA transfer complete interrupt status Endpoint B alternative setting interrupt status Endpoint B token interrupt status Endpoint B stall interrupt status USB Endpoint B Address Register (EPB_ADDR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPB_ADDR 31 23 15 7 0xFFF06078 30 22 14 6 29 21 13 5 R/W USB endpoint B address register 28 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 0x0000_0000 24 16 8 0 EPB_ADDR EPB_ADDR EPB_ADDR EPB_ADDR - 219 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:0] EPB_ADDR Endpoint B transfer address USB Endpoint B transfer length Register (EPB_LENTH) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPB_LENTH 0xFFF0607C R/W USB endpoint register B transfer length 0x0000_0000 31 23 15 7 30 22 Reserved 14 6 29 21 13 5 28 Reserved 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 EPB_LENTH EPB_LENTH EPB_LENTH BITS DESCRIPTIONS [31:20] [19:0] EPB_LENTH Reserved Endpoint B transfer length USB Endpoint C Information Register (EPC_INFO) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPC_INFO 0xFFF06080 R/W USB endpoint C information register 0x0000_0000 - 220 - W90N745CD/W90N745CDG 31 Reserved 23 15 7 30 22 14 6 29 21 13 EPC_ALT 5 28 EPC_DIR 20 EPC_MPS 12 4 27 Reserved 19 11 3 26 18 10 25 17 9 EPC_INF 1 24 16 8 0 EPC_TYPE EPC_MPS 2 EPC_CFG EPC_NUM BITS DESCRIPTIONS [31] Reserved Endpoint C type 00: reserved [30:29] EPC_TYPE 01: bulk 10: interrupt 11: isochronous Endpoint C direction [28] EPC_DIR 0: OUT 1: IN [27:26] [25:16] [15:12] [11:8] [7:4] [3:0] EPC_MPS EPC_ALT EPC_INF EPC_CFG EPC_NUM Reserved Endpoint C max. packet size Endpoint C alternative setting (READ ONLY) Endpoint C interface Endpoint C configuration Endpoint C number - 221 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USB Endpoint C Control Register (EPC_CTL) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPC_CTL 0xFFF06084 R/W USB endpoint C control register 0x0000_0000 31 23 15 7 Reserved 30 22 14 6 EPC_ZERO 29 21 13 5 EPC_STL_CLR 28 Reserved 20 Reserved 12 Reserved 4 EPC_THRE 27 19 11 3 EPC_STL 26 18 10 2 EPC_RDY 25 17 9 1 EPC_RST 24 16 8 0 EPC_EN BITS DESCRIPTIONS [31:7] [6] [5] EPC_ZERO EPC_STL_CLR Reserved Send zero length packet back to HOST Clear the Endpoint C stall(WRITE ONLY) Endpoint C threshold (only for ISO) [4] EPC_THRE 1: once available space in FIFO over 16 bytes, DMA accesses memory 0: once available space in FIFO over 32 bytes, DMA accesses memory [3] [2] [1] [0] EPC_STL EPC_RDY EPC_RST EPC_EN Set the Endpoint C stall The memory is ready for Endpoint C to access Endpoint C reset Endpoint C enable - 222 - W90N745CD/W90N745CDG USB Endpoint C interrupt enable Register (EPC_IE) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPC_IE 0xFFF0608 8 R/W USB endpoint C Interrupt Enable register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 EPC_CF_IE 28 20 12 4 EPC_BUS_ERR_IE 27 Reserved 19 Reserved 11 Reserved 3 EPC_DMA_IE 26 18 10 2 EPC_ALT_IE 25 17 9 1 EPC_TK_IE 24 16 8 0 EPC_STL_IE Reserved BITS DESCRIPTIONS [31:6] [5] [4] [3] [2] [1] [0] EPC_CF_IE EPC_DMA_IE EPC_DMA_IE EPC_ALT_IE EPC_TK_IE EPC_STL_IE Reserved Endpoint C clear feature interrupt enable Endpoint C system bus error interrupt enable Endpoint C DMA transfer complete interrupt enable Endpoint C alternate setting interrupt enable Endpoint C token input interrupt enable Endpoint C stall interrupt enable USB Endpoint C Interrupt Clear Register (EPC_IC) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPC_IC 0xFFF0608C W USB endpoint C interrupt clear register 0x0000_0000 - 223 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 31 23 15 7 Reserved 30 22 14 6 29 21 13 5 EPC_CF_IC 28 Reserved 20 Reserved 12 Reserved 4 27 19 11 3 26 18 10 2 EPC_ALT_IC 25 17 9 1 EPC_TK_IC 24 16 8 0 EPC_STL_IC EPC_BUS_ERR_IC EPC_DMA_IC BITS DESCRIPTIONS [31:6] [5] [4] [3] [2] [1] [0] EPC_CF_IC EPC_DMA_IC EPC_DMA_IC EPC_ALT_IC EPC_TK_IC EPC_STL_IC Reserved Endpoint C clear feature interrupt clear Endpoint C system bus error interrupt clear Endpoint C DMA transfer complete interrupt clear Endpoint C alternate setting interrupt clear Endpoint C token input interrupt clear Endpoint C stall interrupt clear USB Endpoint C Interrupt Status Register (EPC_IS) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPC_IS 0xFFF06090 R USB endpoint register C interrupt status 0x0000_0000 - 224 - W90N745CD/W90N745CDG 31 23 15 7 Reserved 30 22 14 6 29 21 13 5 EPC_CF_IS 28 20 12 4 27 Reserved 19 Reserved 11 Reserved 3 26 18 10 2 EPC_ALT_IS 25 17 9 1 EPC_TK_IS 24 16 8 0 EPC_STL_IS EPC_BUS_ERR_IS EPC_DMA_IS BITS DESCRIPTIONS [31:6] [5] [4] [3] [2] [1] [0] EPC_CF_IS EPC_BUS_ERR_IS EPC_DMA_IS EPC_ALT_IS EPC_TK_IS EPC_STL_IS Reserved Endpoint C clear feature interrupt status Endpoint A system bus error interrupt status Endpoint A DMA transfer complete interrupt status Endpoint A alternative setting interrupt status Endpoint A token interrupt status Endpoint A stall status USB Endpoint C Address Register (EPC_ADDR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPC_ADDR 31 23 15 7 0xFFF0_6094 30 22 14 6 29 21 13 5 R/W USB endpoint C address register 28 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 0x0000_0000 24 16 8 0 EPC_ADDR EPC_ADDR EPC_ADDR EPC_ADDR - 225 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:0] EPC_ADDR Endpoint C transfer address USB Endpoint C transfer length Register (EPC_LENTH) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPC_LENTH 0xFFF0_6098 R/W USB endpoint C transfer length register 0x0000_0000 31 23 15 7 30 22 Reserved 14 6 29 21 13 5 28 Reserved 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 EPC_LENTH EPC_LENTH EPC_LENTH BITS DESCRIPTIONS [31:20] [19:0] EPC_LENTH Reserved Endpoint C transfer length USB Endpoint A Remain transfer length Register (EPA_XFER) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPA_XFER 0xFFF0_609C R/W USB endpoint A remain transfer length register 0x0000_0000 - 226 - W90N745CD/W90N745CDG 31 23 15 7 30 22 Reserved 14 6 29 21 13 5 28 Reserved 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 EPA_XFER EPA_XFER EPA_XFER BITS DESCRIPTIONS [31:20] [19:0] EPA_XFER Reserved Endpoint A remain transfer length USB Endpoint A Remain packet length Register (EPA_PKT) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPA_PKT 0xFFF0_60A0 R/W USB endpoint A remain packet length register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 Reserved 5 28 Reserved 20 Reserved 12 4 27 19 11 3 EPA_PKT 26 18 10 2 25 17 9 EPA_PKT 1 24 16 8 0 BITS Descriptions Reserved EPA_PKT Endpoint A remain packet length [31:10] [9:0] - 227 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USB Endpoint B Remain transfer length Register (EPB_XFER) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPB_XFER 0xFFF0_60A4 R/W USB endpoint B remain transfer length register 28 Reserved 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 0x0000_0000 31 23 15 7 30 22 Reserved 14 6 29 21 13 5 24 16 8 0 EPB_XFER EPB_XFER EPB_XFER BITS DESCRIPTIONS [31:20] [19:0] EPB_XFER Reserved Endpoint B remain transfer length USB Endpoint B Remain packet length Register (EPB_PKT) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPB_PKT 0xFFF0_60A8 R/W USB endpoint B remain packet length register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 Reserved 5 28 Reserved 20 Reserved 12 4 27 19 11 3 EPB_PKT 26 18 10 2 25 17 9 EPB_PKT 1 24 16 8 0 - 228 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:10] [9:0] EPB_PKT Reserved Endpoint B remain packet length USB Endpoint C Remain transfer length Register (EPC_XFER) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPC_XFER 0xFFF0_60AC R/W USB endpoint C remain transfer length register 28 Reserved 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 0x0000_0000 31 23 15 7 30 22 Reserved 14 6 29 21 13 5 24 16 8 0 EPC_XFER EPC_XFER EPC_XFER BITS DESCRIPTIONS [31:20] [19:0] EPC_XFER Reserved Endpoint C remain transfer length - 229 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USB Endpoint C Remain packet length Register (EPC_PKT) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EPC_PKT 0xFFF0_60B0 R/W USB endpoint length register C remain packet 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 Reserved 5 28 20 12 4 27 Reserved 19 Reserved 11 3 EPC_PKT 26 18 10 2 25 17 9 EPC_PKT 1 24 16 8 0 BITS DESCRIPTIONS [31:10] [9:0] EPC_PKT Reserved Endpoint C remain packet length - 230 - W90N745CD/W90N745CDG 6.9 Audio Controller The audio controller consists of IS/AC-link protocol to interface with external audio CODEC. One 8-level deep FIFO for read path and write path and each level has 32-bit width (16 bits for right channel and 16 bits for left channel). One DMA controller handles the data movement between FIFO and memory. The following are the property of the DMA. * * * Always 8-beat incrementing burst Always bus lock when 8-beat incrementing burst When reach middle and end address of destination address, a DMA_IRQ is requested to CPU automatically An AHB master port and an AHB slave port are offered in audio controller. 6.9.1 IS Interface The IS interface signals are shown as Figure 6.9.1 MCLK BCLK Audio Controller LRCLK DOUT DIN Audio Codec Figure 6.9.1 The interface signal of IS - 231 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG The 16 bits IS and MSB-justified format are support, the timing diagram is shown as Figure 6.9.2 LRC LK L e ft R ig h t 1 BCK 2 3 1 2 DATA M SB B2 LSB M SB I2S b u s LRC LK L e ft R ig h t 1 BCK 2 3 1 2 DATA M SB B2 B3 LSB M SB B2 M S B - J u s tif ie d f o r m a t Figure 6.9.2 The format of IS The sampling rate, bit shift clock frequency could be set by the control register ACTL_ISCON. 6.9.2 AC97 Interface The AC97 interface, called AC-link is supported. For input and output direction, each frame contains a Tag slot and 12 data slots. However, in the 12 data slots, only 4 slots are used in W90N745, other 8 slots are not supported, and the control data and audio data are transferred in the 4 valid slots. Each slot contains 20 bits data. The interface signals are shown as Figure 6.9.3 SYNC BCLK Audio Controller DIN DOUT RESETB Audio Codec Figure 6.9.3 The interface signal of AC-link - 232 - W90N745CD/W90N745CDG The signal format is shown as Figure 6.9.4 Frame (48 KHz) SYN BCL DIN DOU Tag phase Data phase 12.288 MHz . . . B255 B0 B1 B15 B16 . . . B35 B36 . . . B55 B56 . . . B75 B76 . . . B95 B96 . . . B255 MS Slot 0 LS Slot 1 Slot 2 Slot 3 Slot 4 Slot 5 -12 Figure 6.9.4 The signal format of AC-link The structure of output frame is shown as below: SLOT # CONTENT BITS PHASE 0 Tag 15-0 Tag phase 1 CMD 2 CMD 3 PCM 4 PCM 5 6 7 8 9 10 11 12 ADDR DATA 19-0 19-0 LEFT RIGHT 19-0 19-0 Data phase Unused 159 - 0 The output frame data format is shown as following: SLOT # BIT DESCRIPTION 15 Tag (slot 0) 14 - 3 2-0 CMD ADDR (slot 1) 19 18-12 11 - 0 Frame validity bit, 1 is valid, 0 is invalid. Slot validity, but in W90N745, only bits 6-3 are used, bits 14-7 are unused. Bit 3 is corresponding to slot 1, bit 4 is corresponding to slot 2, etc.. 1 is valid, 0 is invalid. The unused bits 14-7 should be cleared to 0. This field should be cleared to 0. Read/write control, 1 for read and 0 for write Control register address This field should be cleared to 0 - 233 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. SLOT # BIT DESCRIPTION CMD DATA (slot 2) PCM LEFT (slot 3) PCM RIGHT (slot 4) 19 - 4 3-0 19 - 4 3-0 19 - 4 3-0 Control register write data. It should be cleared to 0 if current operation is read. This field should be cleared to 0 PCM playback data for left channel This field should be cleared to 0 PCM playback data for right channel This field should be cleared to 0 The structure of input frame is shown as below: Slot # Content Bits 0 Tag 0-15 1 status ADDR 19-0 2 status DATA 19-0 3 PCM LEFT 19-0 4 PCM RIGHT 19-0 Unused 159 - 0 5 6 7 8 9 10 11 12 The input frame data format is shown as following: SLOT # BIT DESCRIPTION 15 Tag (slot 0) 14 - 3 2-0 19 18-12 Status ADDR (slot 1) 11 10 9-0 Status DATA (slot 2) PCM LEFT (slot 3) PCM RIGHT (slot 4) 19 - 4 3-0 19 - 4 3 -0 19 - 4 3 -0 Frame validity bit, 1 is valid, 0 is invalid. Slot validity, but in W90N745, only bits 6-3 are used, bits 14-7 are unused. Bit 3 is corresponding to slot 1, bit 4 is corresponding to slot 2, etc.. 1 is valid, 0 is invalid. The unused bits 14-7 should be cleared to 0. This field should be cleared to 0. This bit should be cleared to 0 Control register address echo which previous frame requested PCM data for left channel request, it should be always 0 when VRA=0 (VRA: Variable Rate Audio mode). PCM data for right channel request (Same as Bit 11). This field should be cleared to 0 Control register read data which previous frame requested. It should be cleared to 0 if this slot is invalid. This field should be cleared to 0 PCM record data for left channel This field should be cleared to 0 PCM record data for right channel This field should be cleared to 0 - 234 - W90N745CD/W90N745CDG 6.9.3 Audio Controller Register Map R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_CON ACTL_RESET ACTL_RDSTB ACTL_RDST_LENGTH 0xFFF0_9000 R/W Audio controller control register 0xFFF0_9004 R/W Sub block reset control register 0xFFF0_9008 R/W 0xFFF0_900C R/W 0xFFF0_9010 R 0x0000_0000 0x0000_0000 DMA destination base address register 0x0000_0000 for record DMA destination length register for 0x0000_0000 record DMA destination register for record current address 0x0000_0000 0x0000_0000 ACTL_RDSTC ACTL_RSR ACTL_PDSTB ACTL_PDST_LENGTH 0xFFF0_9014 R/W 0xFFF0_9018 R/W 0xFFF0_901C R/W 0xFFF0_9020 R Record status register DMA destination base address register 0x0000_0000 for play DMA destination length register for 0x0000_0000 play DMA destination register for play Play status register current address 0x0000_0000 0x0000_0004 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0080 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 ACTL_PDSTC ACTL_PSR ACTL_ISCON ACTL_ACCON ACTL_ACOS0 ACTL_ACOS1 ACTL_ACOS2 ACTL_ACIS0 ACTL_ACIS1 ACTL_ACIS2 0xFFF0_9024 R/W 0xFFF0_9028 R/W IS control register 0xFFF0_902C R/W AC-link control register 0xFFF0_9030 R/W AC-link out slot 0 0xFFF0_9034 R/W AC-link out slot 1 0xFFF0_9038 R/W AC-link out slot 2 0xFFF0_903C 0xFFF0_9040 0xFFF0_9044 R R R AC-link in slot 0 AC-link in slot 1 AC-link in slot 2 Audio controller control registers (ACTL_CON) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_CON 0xFFF0_9000 R/W Audio controller control register 0x0000_0000 The ACTL_CON register control the basic operation of audio controller. - 235 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 Reserved 14 Reserved 13 Reserved 12 R_DMA_IRQ 11 T_DMA_IRQ 3 10 9 8 IS_AC_PIN_SEL 0 Reserved Reserved 2 1 7 FIFO_TH 6 Reserved 5 4 Reserved BLOCK_EN[1:0] BITS DESCRIPTIONS Reserved Reserved Reserved When recording, when the DMA destination current address reach the DMA destination end address or middle address, the R_DMA_IRQ bit will be set to 1 automatically, and this bit could be cleared to 0 by CPU. The bit is hardwired to ARM as interrupt request signal with an inverter. The R_DMA_IRQ bit is read/write (write 1 to clear) Transmit DMA interrupt request bit. When DMA current address reach the middle address (((ACTL_DESE - ACTL_DESB)-1)/2 + ACTL_DESB) or reach the end address ACTL_DESB, the bit T_DMA_IRQ will be set to 1, and this bit could be clear to 0 by write "1" by CPU. And the bit is hardwired to ARM as interrupt request signal with an inverter. The T_DMA_IRQ bit is read/write (write 1 to clear). IS or AC-link pin selection * If IS_AC_PIN_SEL = 0, the pins select IS * If IS_AC_PIN_SEL = 1, the pins select AC-link The IS_AC_PIN_SEL bis is read/write FIFO threshold control bit * If FIFO_TH=0, the FIFO threshold is 8 level * If FIFO_TH=1, the FIFO threshold is 4 level The FIFO_TH bit is read/write [15] [14] [13] [12] R_DMA_IRQ [11] T_DMA_IRQ [8] IS_AC_PIN_SEL [7] [6] FIFO_TH Reserved Audio interface type selection * If BLOCK_EN[0]=0/1, IS interface is disable/enable * If BLOCK_EN[1]=0/1, AC-link interface is disable/enable The BLOCK_EN[1:0] bits are read/write [2:1] BLOCK_EN[1:0] [0] Reserved - 236 - W90N745CD/W90N745CDG Sub-block reset control register (ACTL_RESET) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_RESET 0xFFF0_9004 R/W Sub block reset control 0x0000_0000 The value in ACTL_RESET register control the reset operation in each sub block. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 ACTL_RESET 15 14 13 12 11 10 Reserved 9 8 AC_RECOR D RECORD_SINGLE[1:0] 7 AC_PLAY 6 IS_RECORD PLAY_SINGLE[1:0] 5 IS_PLAY 4 3 Reserved 2 1 AC_RESET 0 IS_RESET BITS DESCRIPTIONS [31:17] Reserved Audio controller reset control bit 1 = the whole audio controller is reset 0 = the audio controller is normal operation The ACTL_RESET bit is read/write record single/dual channel select bits 2'b11= the record is dual channel 2'b01= the record only select left channel 2'b10= the record only select right channel 2'b00 is reserved Note that, when ADC is selected as record path, it only support left channel record. The PLAY_SINGLE[1:0] bits are read/write [16] ACTL_RESET [15:14] RECORD_SINGLE [1:0] - 237 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [13:12] PLAY_SINGLE [1:0] Playback single/dual channel select bits PLAY_SINGLE[1:0]=11, the playback is in stereo mode PLAY_SINGLE[1:0]=10, the playback is in mono mode PLAY_SINGLE[1:0]= 00 & 01 is reserved The PLAY_SINGLE[1:0] bits are read/write AC link record control bit AC_RECORD=0, the record path of AC link is disable AC_RECORD=1, the record path of AC link is enable The AC_RECORD bit is read/write AC link playback control bit AC_PLAY=0, the playback path of AC link is disable AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write IS record control bit IS_RECORD=0, the record path of IS is disable IS_RECORD=1, the record path of IS is enable The IS_RECORD bit is read/write IS playback control bit IS_PLAY=0, the playback path of IS is disable IS_PLAY=1, the playback path of IS is enable The IS_PLAY bit is read/write AC link sub block RESET control bit AC_RESET=0, release the AC link function block from reset mode AC_RESET=1, force the AC link function block to reset mode The AC_RESET bit is read/write IS sub block RESET control bit IS_RESET=0, release the IS function block from reset mode IS_RESET=1, force the IS function block to reset mode The IS_RESET bit is read/write [8] AC_RECORD [7] AC_PLAY [6] IS_RECORD [5] IS_PLAY [1] AC_RESET [0] IS_RESET DMA record destination base address (ACTL_RDSTB) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_RDSTB 0xFFF0_9008 R/W DMA record destination base address 0x0000_0000 - 238 - W90N745CD/W90N745CDG The value in ACTL_RDSTB register is the record destination base address of DMA, and only could be changed by CPU. 31 30 29 28 27 26 25 24 AUDIO_RDSTB[31:24] 23 22 21 20 19 18 17 16 AUDIO_RDSTB[23:16] 15 14 13 12 11 10 9 8 AUDIO_RDSTB[15:8] 7 6 5 4 3 2 1 0 AUDIO_RDSTB[7:0] BITS DESCRIPTIONS [31:0] AUDIO_RDSTB[31:0] 32-bit record destination base address The AUDIO_RDSTB[31:0] bits is read/write. DMA destination end address (ACTL_RDST_LENGTH) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_RDST_LENGTH 0xFFF0_900C R/W DMA record destination address length 0x0000_0000 The value in ACTL_RDST_LENGTH register is the record destination address length of DMA, and the register could only be changed by CPU. 31 30 29 28 27 26 25 24 AUDIO_RDST_L[31:24] 23 22 21 20 19 18 17 16 AUDIO_RDST_L[23:16] 15 14 13 12 11 10 9 8 AUDIO_RDST_L[15:8] 7 6 5 4 3 2 1 0 AUDIO_RDST_L[7:0] - 239 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS [31:0] AUDIO_RDST_L[31:0] DESCRIPTIONS 32-bit record destination address length The AUDIO_RDST_L[31:0] bits is read/write. DMA destination current address (ACTL_RDSTC) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_RDSTC 0xFFF0_9010 RO DMA record destination current address 0x0000_0000 The value in ACTL_RDSTC is the DMA record destination current address, this register could only be read by CPU. 31 30 29 28 27 26 25 24 AUDIO_RDSTC[31:24] 23 22 21 20 19 18 17 16 AUDIO_RDSTC[23:16] 15 14 13 12 11 10 9 8 AUDIO_RDSTC[15:8] 7 6 5 4 3 2 1 0 AUDIO_RDSTC[7:0] BITS DESCRIPTIONS [31:0] AUDIO_RDSTC[31:0] 32-bit record destination current address The AUDIO_RDSTC[31:0] bits is read only. Audio controller record status register (ACTL_RSR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_RSR 0xFFF0_9014 R/W Audio controller FIFO and DMA status register for record 0x0000_0000 - 240 - W90N745CD/W90N745CDG 31 30 29 28 27 26 Reserved 25 24 23 22 21 20 19 18 Reserved 17 16 15 14 13 12 11 10 Reserved 9 8 7 6 5 Reserved 4 3 2 R_FIFO_FULL 1 0 R_DMA_END_IRQ R_DMA_MIDDLE_IRQ BITS DESCRIPTIONS [31:3] Reserved Record FIFO full indicator bit R_FIFO_FULL=0, the record FIFO not full R_FIFO_FULL=1, the record FIFO is full The R_FIFO_READY bit is read only DMA end address interrupt request bit for record R_DMA_END_IRQ=0, means record DMA address does not reach the end address R_DMA_END_IRQ=1, means record DMA address reach the end address The R_DMA_END_IRQ bit is readable, and only can be clear by write "1" to this bit DMA address interrupt request bit for record [2] R_FIFO_FULL [1] R_DMA_END_IRQ [0] R_DMA_MIDDLE _IRQ R_DMA_MIDDLE_IRQ=0, means record DMA address does not reach the middle address R_DMA_MIDDLE_IRQ=1, means record DMA address reach the middle address The R_DMA_MIDDLE_IRQ bit is readable, and only can be clear by write "1" to this bit DMA play destination base address (ACTL_PDSTB) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_PDSTB 0xFFF0_9018 R/W DMA play destination base address 0x0000_0000 The value in ACTL_PDSTB register is the play destination base address of DMA, and only could be changed by CPU. Publication Release Date: September 22, 2006 Revision A2 - 241 - W90N745CD/W90N745CDG 31 30 29 28 27 26 25 24 AUDIO_PDSTB[31:24] 23 22 21 20 19 18 17 16 AUDIO_PDSTB[23:16] 15 14 13 12 11 10 9 8 AUDIO_PDSTB[15:8] 7 6 5 4 3 2 1 0 AUDIO_PDSTB[7:0] BITS DESCRIPTIONS [31:0] AUDIO_PDSTB[31:0] 32-bit play destination base address The AUDIO_PDSTB[31:0] bits is read/write. DMA destination end address (ACTL_PDST_LENGTH) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_PDST_LENGTH 0xFFF0_901C R/W DMA play destination address length 0x0000_0000 The value in ACTL_PDST_LENGTH register is the play destination address length of DMA, and the register could only be changed by CPU. 31 30 29 28 27 26 25 24 AUDIO_PDST_L[31:24] 23 22 21 20 19 18 17 16 AUDIO_PDST_L[23:16] 15 14 13 12 11 10 9 8 AUDIO_PDST_L[15:8] 7 6 5 4 3 2 1 0 AUDIO_PDST_L[7:0] - 242 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:0] AUDIO_PDST_L[31:0] 32-bit play destination address length The AUDIO_PDST_L[31:0] bits is read/write. DMA destination current address (ACTL_PDSTC) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_PDSTC 0xFFF0_9020 RO DMA play destination current address 0x0000_0000 The value in ACTL_PDSTC is the DMA play destination current address, this register could only be read by CPU. 31 30 29 28 27 26 25 24 AUDIO_PDSTC[31:24] 23 22 21 20 19 18 17 16 AUDIO_PDSTC[23:16] 15 14 13 12 11 10 9 8 AUDIO_PDSTC[15:8] 7 6 5 4 3 2 1 0 AUDIO_PDSTC[7:0] BITS DESCRIPTIONS [31:0] AUDIO_PDSTC[31:0] 32-bit play destination current address The AUDIO_PDSTC[31:0] bits is read/write. Audio controller playback status register (ACTL_PSR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_PSR 0xFFF0_9024 R/W Audio controller FIFO and DMA status register for playback 0x0000_0004 - 243 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 31 30 29 28 27 26 Reserved 25 24 23 22 21 20 19 18 Reserved 17 16 15 14 13 12 11 10 Reserved 9 8 7 6 5 Reserved 4 3 2 1 0 P_FIFO_EMPTY P_DMA_END_IRQ P_DMA_MIDDLE_IRQ BITS DESCRIPTIONS [31:3] Reserved Playback FIFO empty indicator bit [2] P_FIFO_EMPTY P_FIFO_EMPTY=0, the playback FIFO is not empty P_FIFO_EMPTY=1, the playback FIFO is empty The P_FIFO_EMPTY bit is read only DMA end address interrupt request bit for playback P_DMA_END_IRQ=0, means playback DMA address does not reach the end address P_DMA_END_IRQ=1, means playback DMA address reach the end address The P_DMA_END_IRQ bit is readable, and only can be clear by write "1" to this bit DMA address interrupt request bit for playback [1] P_DMA_END_IRQ [0] P_DMA_MIDDLE_IRQ=0, means playback DMA address does not reach the middle address P_DMA_MIDDLE_IRQ P_DMA_MIDDLE_IRQ=1, means playback DMA address reach the middle address The P_DMA_MIDDLE_IRQ bit is readable, and only can be clear by write "1" to this bit IS control register (ACTL_ISCON) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_ISCON 0xFFF0_9028 R/W IS control register 0x0000_0000 The ACTL_ISCON is the IS basic operation control register. - 244 - W90N745CD/W90N745CDG 31 30 29 28 Reserved 27 26 25 24 23 22 21 Reserved 20 19 18 17 PRS[3:0] 16 15 14 13 12 Reserved 11 10 9 8 7 6 5 FS_SEL 4 MCLK_SEL 3 FORMAT 2 1 Reserved 0 BCLK_SEL[1:0] BITS DESCRIPTIONS [31:20] Reserved IS frequency pre-scaler selection bits. (FPLL is the input PLL frequency, MCLK is the output main clock) PSR[3:0]=0000, MCLK=FPLL/1 PSR[3:0]=0001, MCLK=FPLL/2 PSR[3:0]=0010, MCLK=FPLL/3 PSR[3:0]=0011, MCLK=FPLL/4 PSR[3:0]=0100, MCLK=FPLL/5 PSR[3:0]=0101, MCLK=FPLL/6 PSR[3:0]=0110, MCLK=FPLL/7 PSR[3:0]=0111, MCLK=FPLL/8 [19:16] PRS[3:0] PSR[3:0]=1000, reserved PSR[3:0]=1001, MCLK=FPLL/10 PSR[3:0]=1010, reserved PSR[3:0]=1011, MCLK=FPLL/12 PSR[3:0]=1100, reserved PSR[3:0]=1101, MCLK=FPLL/14 PSR[3:0]=1110, reserved PSR[3:0]=1111, MCLK=FPLL/16 (when the division factor is 3/5/7, the duty cycle of MCLK is not 50%, the high duration is 0.5*FPLL) The PSR[3:0] bits are read/write - 245 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued BITS DESCRIPTIONS IS serial data clock frequency selection bit BCLK_SEL[1:0]=00, 32fs is selected (fs is sampling rate), when FS_SEL=0, the frequency of bit clock is MCLK/8, when FS_SEL=1, the frequency of bit clock is MCLK/12. BCLK_SEL[1:0]=01, 48fs is selected (only when FS_SEL=1, this term could be selection), when FS_SEL=1, the frequency of bit clock is MCLK/8. The BCLK_SEL[1:0] bits are read/write IS sampling frequency selection bit [5] FS_SEL FS_SEL=0, FMCLK/256 is selected (FMCLK is the frequency of signal MCLK) FS_SEL=1, FMCLK/384 is selected The FS_SEL bit is read/write IS MCLK output selection bit [4] MCLK_SEL MCLK_SEL=0, IS MCLK output will follow the PRS[3:0] setting. MCLK_SEL=1, IS MCLK output will be the same with FPLL. The MCLK_SEL bit is read/write IS format selection bits [3] FORMAT FORMAT=0, IS compatible format is selected FORMAT=1, MSB-justified format is selected The FORMAT bit is read/write - [7:6] BCLK_SEL [1:0] [2:0] Reserved AC-link Control Register (ACTL_ACCON) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_ACCON 0xFFF0_902C R/W AC-link control register 0x0000_0000 The ACTL_ACCON register is the AC-link basic operation control register. - 246 - W90N745CD/W90N745CDG 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 Reserved 5 4 3 2 AC_W_RES 1 AC_C_RES 0 Reserved AC_BCLK_PU_EN AC_R_FINISH AC_W_FINISH BITS DESCRIPTIONS [6] Reserved This bit controls the AC_BCLK pin pull-high resister. AC_BCLK_PU_EN=0, the AC_BCLK pin pull-high resister will be disabled AC_BCLK_PU_EN=1, the AC_BCLK pin pull-high resister will be enabled The AC_BCLK_PU_EN bit is read/write. AC-link read data ready bit. When read data indexed by previous frame is shifted into ACTL_ACIS2, the AC_R_FINISH bit will be set to 1 automatically. After CPU read out the read data, AC_R_FINISH bit will be cleared to 0. AC_R_FINISH=0, read data buffer has been read by CPU AC_R_FINISH=1, read data buffer is ready for CPU read The AC_R_FINISH bit is read only AC-link write frame finish bit. When writing data to register ACTL_ACOS0, the AC_W_FINISH bit will be set to 1 automatically. After AC-link interface shift out the register ACTL_ACOS0, the AC_W_FINISH bit will be cleared to 0. AC_W_FINISH=0, AC-link control data out buffer has been shifted out to codec by CPU and data out buffer is empty. AC_W_FINISH=1, AC-link control data out buffer is ready to be shifted out(After users have wrote data into register ACTL_ACOS0) The AC_W_FINISH bit is read only [5] AC_BCLK_PU_EN [4] AC_R_FINISH [3] AC_W_FINISH - 247 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [2] AC_W_RES AC-link warm reset control bit, when this bit is set to 1, (AC-link begin warn reset procedure, after warn reset procedure finished, this bit will be cleared automatically) the interface signal AC_SYNC is high, when this bit is set to 0, the interface signal AC_SYNC is controlled by AC_BCLK input when this bit is set to 1. Note the AC-link spec. shows it need at least 10 us high duration of AC_SYNC to warn reset AC97. AC_W_RES=0, AC_SYNC pin is controlled by AC_BCLK input pin AC_W_RES=1, AC_SYNC pin is forced to high The AC_W_RES bit is read/write AC-link cold reset control bit, when this bit is set to 1, the interface signal AC_RESETB is low, when this bit is set to 0, the signal AC_RESETB is high. Note the AC-link spec. shows it need at least 10 us low duration of AC_RESETB to cold reset AC97. AC_C_RES=0, AC_RESETB pin is set to 1 AC_C_RES=1, AC_RESETB pin is set to 0 The AC_C_RES bit is read/write - [1] AC_C_RES [0] Reserved AC-link output slot 0 (ACTL_ACOS0) REGISTER ADDRESS R/W DESCRIPTION AC-link out slot 0 RESET VALUE ACTL_ACOS0 0xFFF0_9030 R/W 0x0000_0000 The ACTL_ACOS0 register store the slot 0 value to be shift out by AC-link. Note that write data to ACTL_ACOS0 register when AC_W_FINISH bit (ACTL_ACCON[3]) is set is invalid. Therefore, check AC_W_FINISH bit status before write data into ACTL_ACOS0 register. 31 30 29 28 Reserved 23 22 21 20 Reserved 15 14 13 12 Reserved 7 6 Reserved 5 4 VALID_ FRAME 3 2 1 0 11 10 9 8 19 18 17 16 27 26 25 24 SLOT_VALID[3:0] - 248 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:5] Reserved Frame valid indicated bits VALID_FRAME=1, any one of slot is valid VALID_FRAME=0, no any slot is valid The VALID_FRAME bits are read/write Slot valid indicated bits SLOT_VALID[0]= 1/0, indicate Slot 1 valid/invalid SLOT_VALID[1]= 1/0, indicate Slot 2 valid/invalid SLOT_VALID[2]= 1/0, indicate Slot 3 valid/invalid SLOT_VALID[3]= 1/0, indicate Slot 4 valid/invalid The SLOT_VALID[3:0] bits are read/write [4] VALID_FRAME [3:0] SLOT_VALID [3:0] The AC-link output slot 1 (ACTL_ACOS1) REGISTER ADDRESS R/W DESCRIPTION AC-link out slot 1 RESET VALUE ACTL_ACOS1 0xFFF0_9034 R/W 0x0000_0080 The ACTL_ACOS1 register store the slot 1 value to be shift out by AC-link. 31 30 29 28 Reserved 23 22 21 20 Reserved 15 14 13 12 Reserved 7 R_WB 6 5 4 3 R_INDEX[6:0] 2 1 0 11 10 9 8 19 18 17 16 27 26 25 24 - 249 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:8] Reserved Read/Write select bit R_WB=1, a read specified by R_INDEX[6:0] will occur, and the data will appear in next frame R_WB=0, a write specified by R_INDEX[6:0] will occur, and the write data is put at out slot 2 The R_WB bit is read/write External AC97 CODEC control register index (address) bits The R_INDEX[6:0] bits are read/write [7] R_WB [6:0] R_INDEX[6:0] AC-link output slot 2 (ACTL_ACOS2) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_ACOS2 0xFFF0_9038 R/W AC-link out slot 2 0x0000_0000 The ACTL_ACOS2 register store the slot 2 value to be shift out by AC-link. 31 30 29 28 Reserved 23 22 21 20 Reserved 15 14 13 12 WD[15:8] 7 6 5 4 WD[7:0] 3 2 1 0 11 10 9 8 19 18 17 16 27 26 25 24 BITS DESCRIPTIONS [31:0] [15:0] Reserved WD[15:0] AC-link write data The WD[15:0] bits are read/write - 250 - W90N745CD/W90N745CDG AC-link input slot 0 (ACTL_ACIS0) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_ACIS0 0xFFF0_903C R AC-link in slot 0 0x0000_0000 The ACTL_ACIS0 store the shift in slot 0 data of AC-link. 31 30 29 28 Reserved 23 22 21 20 Reserved 15 14 13 12 Reserved 7 6 Reserved 5 4 CODEC_READY 27 26 25 24 19 18 17 16 11 10 9 8 3 2 1 0 SLOT_VALID[3:0] BITS DESCRIPTIONS [31:5] Reserved External AC97 audio CODEC ready bit [4] CODEC_READY CODEC_READY=0, indicate external AC97 audio CODEC is not ready CODEC_READY=1, indicate external AC97 audio CODEC is ready The CODEC_READY bit is read only Slot valid indicated bits [3:0] SLOT_VALID[3:0] SLOT_VALID[0]= 1/0, indicate Slot 1 valid/invalid SLOT_VALID[1]= 1/0, indicate Slot 2 valid/invalid SLOT_VALID[2]= 1/0, indicate Slot 3 valid/invalid SLOT_VALID[3]= 1/0, indicate Slot 4 valid/invalid The SLOT_VALID[3:0] bits are read - 251 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG AC-link input slot 1 (ACTL_ACIS1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_ACIS1 0xFFF0_9040 R AC-link in slot 1 0x0000_0000 The ACTL_ACIS1 stores the shift in slot 1 data of AC-link. 31 30 29 28 27 Reserved 23 22 21 20 19 Reserved 15 14 13 12 Reserved 7 6 5 4 3 2 1 11 10 9 8 R_INDEX[6] 26 25 24 18 17 16 0 R_INDEX[5:0] SLOT_REQ[1:0] BITS DESCRIPTIONS [31:9] [8:2] Reserved R_INDEX[6:0] Register index. The R_INDEX[6:0] echo the register index (address) when a register read has been requested in the previous frame. The R_INDEX[6:0] bits are read only Slot request. The bits indicate if the external codec need new PCM data that will transfer in next frame. [1:0] SLOT_REQ[1:0] Any bit in SLOT_REQ[1:0] is set to 1, indicate external codec does not need a new sample in the corresponding slot[3:4] of the next frame Any SLOT_REQ[1:0] is clear to 0, indicate external codec need a new sample in the corresponding slot[3:4] of the next frame The SLOT_REQ[1:0] bits are read only - 252 - W90N745CD/W90N745CDG AC-link input slot 2 (ACTL_ACIS2) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_ACIS2 0xFFF0_9044 R AC-link in slot 2 0x0000_0000 The ACTL_ACIS2 stores the shift in slot 2 data of AC-link. 31 30 29 28 Reserved 23 22 21 20 Reserved 15 14 13 12 RD[15:8] 7 6 5 4 RD[7:0] 3 2 1 0 11 10 9 8 19 18 17 16 27 26 25 24 BITS DESCRIPTIONS [31:16] [15:0] Reserved RD[15:0] AC-link read data. The RD[15:0] bits are read only - 253 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.10 Universal Asynchronous Receiver/Transmitter Controller Asynchronous serial communication block include 4 UART blocks and accessory logic. They can be described as follow: * UART0 It is merely a general purpose UART. It does not include any accessory function. Clock Source UART Type FIFO Number Modem Function Accessory Function * UART1 : 15MHz : general UART : 16-byte receiving FIFO and 16 byte transmitting FIFO : N/A : N/A It is designed for general purpose UART or Bluetooth transceiver. It includes a high speed UART block with 64-byte receiving FIFO and 64-byte transmitting FIFO. It includes 5 clock sources: 15M, 30M, 43.6M, 48M and 60M. Programmer can feel free to choose the clock source and divisor number for suitable baud rate. Clock Source : 15MHz from external crystal 30M, 43.6M, 48M, 60M (optional function for Bluetooth HCI transport layer) UART Type FIFO Number Modem Function Accessory Function Baud Rate (max) I/O pin * UART2 It is designed for general purpose UART or IrDA SIR. The part of UART includes 16-byte receiving FIFO and 16-byte transmitting FIFO. TXD2/RXD2 of UART2 occupy the same pins with RTS and CTS of UART1. Once the Bluetooth function has been enabled, UART2 should be disabled. Clock Source UART Type : 15MHz : general UART : high speed UART : 64-byte receiving FIFO and 64 byte transmitting FIFO : CTS and RTS (optional for Bluetooth. If they were enabled, TX & RX in UART2 will be cut off) : Bluetooth (optional) : 1.875MHz : TXD1, RXD1, RTS, CTS (optional) - 254 - W90N745CD/W90N745CDG FIFO Number Modem Function Accessory Function I/O Pin I/O Pin Share with * UART3 It is also merely a general purpose UART. It does not include any accessory function. It share four I/O pins with AC97/IS. Clock Source UART Type FIFO Number Modem Function Accessory Function I/O Pin I/O Pin Share with : 15MHz : general UART : 16-byte receiving FIFO and 16 byte transmitting FIFO : DTR, DSR : N/A : TXD3, RXD3, DTR, DSR : AC97_DATAO, AC97_DATAI, AC97_SYNC, AC97_BITCLK : 16-byte receiving FIFO and 16 byte transmitting FIFO : N/A : IrDA SIR (optional) : TXD2, RXD2. : UART1 (Bluetooth function) Table 6.10.1 W90N745 UART features list BLOCK NUMBER UART TYPE General UART High speed UART General UART General UART CLOCK SOURCE 15M 15M, 43.6M, 60M 15M 30M, 48M, MODEM FUNCTION SIGNALS N/A IO PINS TxD0, RXD0 TXD1, RXD1, CTS1, RTS1 TX2, RX2 TXD3, RXD3, DRT3, DSR3 DESIGN TARGET General UART General Bluetooth General SIR UART/ 0 1 CTS, RTS 2 N/A UART/IrDA 3 15M DTR, DSR General UART - 255 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.10.1 UART0 UART0 is a general UART block. It is same as the UART in W90N740 but without Modem I/O signals. More detail function description, please refer to section 7.10.5 General UARTcontroller description Table 6.10.2 UART0 Register Map REGISTER ADDRESS R/W OTHER CONDITION RESET VALUE UART0_RBR UART0_THR UART0_IER UART0_DLL UART0_DLM UART0_IIR UART0_FCR UART0_LCR Reserved UART0_LSR Reserved UART0_TOR 0xFFF8_0000 0xFFF8_0000 0xFFF8_0004 0xFFF8_0000 0xFFF8_0004 0xFFF8_0008 0xFFF8_0008 0xFFF8_000c 0xFFF8_0010 0xFFF8_0014 0xFFF8_0018 0xFFF8_001c R W R/W R/W R/W R W R/W DLAB=0 DLAB=0 DLAB=0 DLAB=1 DLAB=1 Undefined Undefined 0x0000_0000 0x0000_0000 0x0000_0000 0x8181_8181 Undefined 0x0000_0000 R 0x6060_6060 R/W 0x0000_0000 6.10.2 UART1 The UART1 is designed for general purpose UART or Bluetooth HCI transport layer. It is a high speed UART with 64-byte receive FIFO and 64-byte transmit FIFO. To perform 1.875MHz maximum baud rate, UART1 has 5 clock sources, 15M, 30M, 43.6M, 48M, and 60M. The first one is from external 15M crystal clock and the other are divided from system PLL 480MHz output. More detail about high speed UART, please refer to next section 7.10.6 High Speed UART controller function description. The block UART1 offer 4 I/O signals, TX, RX, CTS, and RTS. CTS and RTS are used as flow control for Bluetooth. CTS and RTS share the same I/O pins with TX and RX in block UART2. - 256 - W90N745CD/W90N745CDG Table 6.10.3 UART1 Register Map REGISTER ADDRESS 0xFFF8_0100 0xFFF8_0100 0xFFF8_0104 0xFFF8_0100 0xFFF8_0104 0xFFF8_0108 0xFFF8_0108 0xFFF8_010c 0xFFF8_0110 0xFFF8_0114 0xFFF8_0118 0xFFF8_011c 0xFFF8_0120 R/W R W R/W R/W R/W R W R/W R/W R R R/W R/W OTHER CONDITION DLAB=0 DLAB=0 DLAB=0 DLAB=1 DLAB=1 RESET VALUE Undefined Undefined 0x0000_0000 0x0000_0000 0x0000_0000 0x8181_8181 Undefined 0x0000_0000 0x0000_0000 0x6060_6060 0x0000_0000 0x0000_0000 0x0000_0000 UART1_RBR UART1_THR UART1_IER UART1_DLL UART1_DLM UART1_IIR UART1_FCR UART1_LCR UART1_MCR UART1_LSR UART1_MSR UART1_TOR UART1_UBCR UART1 Bluetooth Control Register (UART1_UBCR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE UART1_UBCR 0xFFF8_0120 R/W UART 1 Bluetooth Control Register 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 5 Reserved 4 3 2 1 UBCR[2:0] 0 - 257 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:3] Reserved UBCR is a 3 bits register which is used to select clock source to generate suitable baud rate: 000: 15Mhz from external crystal [2:0] UBCR 100: 30Mhz divided from PLL 480Mhz 101: 43.6Mhz divided from PLL 480Mhz 110: 48Mhz divided from PLL 480Mhz 111: 60Mhz divided from PLL 480Mhz 6.10.3 UART2 UART2 contains 2 features: general UART and IrDA SIR decoder/encoder. UART is same as the UART of W90N740 but without modem function. Please read the spec of section 7.10.5 General UART controller function description. The IrDA SIR is described as follow: Table 6.10.4 UART2 Register Map REGISTER ADDRESS R/W OTHER CONDITION RESET VALUE UART2_RBR UART2_THR UART2_IER UART2_DLL UART2_DLM UART2_IIR UART2_FCR UART2_LCR Reserved UART2_LSR Reserved UART2_TOR UART2_IRCR 0xFFF8_0200 0xFFF8_0200 0xFFF8_0204 0xFFF8_0200 0xFFF8_0204 0xFFF8_0208 0xFFF8_0208 0xFFF8_020c 0xFFF8_0210 0xFFF8_0214 0xFFF8_0218 0xFFF8_021c 0xFFF8_0220 R W R/W R/W R/W R W R/W R R/W R/W DLAB=0 DLAB=0 DLAB=0 DLAB=1 DLAB=1 Undefined Undefined 0x0000_0000 0x0000_0000 0x0000_0000 0x8181_8181 Undefined 0x0000_0000 Undefined 0x6060_6060 Undefined 0x0000_0000 0x0000_0040 UART2 IrDA Control Register (UART2_IRCR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE UART2_IRCR 0xFFF8_0220 R/W UART 2 IrDA Control Register 0x0000_0040 - 258 - W90N745CD/W90N745CDG 31 30 29 28 Reserved 23 22 21 20 Reserved 15 14 13 12 Reserved 7 Reserved 6 INV_RX 5 INV_TX 4 Reserved 3 Reserved 2 LB 1 0 11 10 9 8 19 18 17 16 27 26 25 24 TX_SELECT IrDA_EN BITS DESCRIPTIONS [31:7] [6] Reserved INV_RX Reserved 1: Inverse RX input signal 0: No inversion 1: Inverse TX output signal 0: No inversion Reserved IrDA loop back mode for self test. [5] [4:3] INV_TX Reserved [2] LB 1: enable IrDA loop back mode 0: disable IrDA loop back mode [1] TX_SELECT 1: enable IrDA transmitter 0: enable IrDA receiver 1: enable IrDA block 0: disable IrDA block [0] IrDA_EN - 259 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.10.4 UART3 UART3 is a general UART block. It is same as the UART in W90N740 but with some Modem I/O signals. More detail general UART function description, please refer to next section 7.10.5 General UART controller. Table 6.10.5 UART3 register map REGISTER ADDRESS R/W OTHER CONDITION RESET VALUE UART3_RBR UART3_THR UART3_IER UART3_DLL UART3_DLM UART3_IIR UART3_FCR UART3_LCR UART3_MCR UART3_LSR UART3_MSR UART3_TOR 0xFFF8_0300 0xFFF8_0300 0xFFF8_0304 0xFFF8_0300 0xFFF8_0304 0xFFF8_0308 0xFFF8_0308 0xFFF8_030c 0xFFF8_0310 0xFFF8_0314 0xFFF8_0318 0xFFF8_031c R W R/W R/W R/W R W R/W R/W R R R/W DLAB=0 DLAB=0 DLAB=0 DLAB=1 DLAB=1 Undefined Undefined 0x0000_0000 0x0000_0000 0x0000_0000 0x8181_8181 Undefined 0x0000_0000 0x0000_0000 0x6060_6060 0x0000_0000 0x0000_0000 UART3 Modem Control Register (UART3_MCR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE UART3_MCR 0xFFF8_0310 R/W UART 3 Modem Control Register 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 Reserved 6 Reserved 5 Reserved 4 LBME 3 Reserved 2 Reserved 1 Reserved 0 DTR# Note: UART3_MCR is subset of MCR in W90N745. Please refer to section 7.10.5 `General UART Controller'. - 260 - W90N745CD/W90N745CDG UART3 Modem Status Register (UART3_MSR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE UART3_MSR 0xFFF8_0318 R UART 3 Modem Status Register 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 Reserved 6 Reserved 5 DSR# 4 Reserved 3 Reserved 2 Reserved 1 DDSR 0 Reserved Note: UART3_MSR is subset of MSR in W90N745. Please refer to section 7.10.5 `General UART Controller'. 6.10.5 General UART Controller The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data characters received from the peripheral such as MODEM, and a parallel-to-serial conversion on data characters received from the CPU. There are five types of interrupts, i.e., line status interrupt, transmitter FIFO empty interrupt, receiver threshold level reaching interrupt, time out interrupt, and MODEM status interrupt. One 16-byte transmitter FIFO (TX_FIFO) and one 16-byte (plus 3-bit of error data per byte) receiver FIFO (RX_FIFO) has been built in to reduce the number of interrupts presented to the CPU. The CPU can completely read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt) found. The UART includes a programmable baud rate generator that is capable of dividing crystal clock input by divisors to produce the clock that transmitter and receiver needed. The equation is BaudOut = crystal clock / 16 * [Divisor + 2]. The UART includes the following features: Transmitter and receiver are buffered with a 16-byte FIFO each to reduce the number of interrupts presented to the CPU. Subset of MODEM control functions (DSR, DTR, by IP selection) Fully programmable serial-interface characteristics: ----5-, 6-, 7-, or 8-bit character Even, odd, or no-parity bit generation and detection 1-, 1&1/2, or 2-stop bit generation Baud rate generation - 261 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Line break generation and detection False start bit detection Full prioritized interrupt system controls Loop back mode for internal diagnostic testing 6.10.5.1. UART Control Registers Map R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_RBR UART_THR UART_IER UART_DLL UART_DLM UART_IIR UART_FCR UART_LCR UART_MCR UART_LSR UART_MSR UART_TOR 0x00 0x00 0x04 0x00 0x04 0x08 0x08 0x0C 0x10 0x14 0x18 0x1C R W R/W R/W R/W R W R/W R/W R R R/W Receive Buffer Register (DLAB = 0) Transmit Holding Register (DLAB = 0) Interrupt Enable Register (DLAB = 0) Divisor Latch Register (LS) (DLAB = 1) Divisor Latch Register (MS) (DLAB = 1) Interrupt Identification Register FIFO Control Register Line Control Register Modem Control Register (Optional) Line Status Register MODEM Status Register (Optional) Time Out Register Undefined Undefined 0x0000_0000 0x0000_0000 0x0000_0000 0x8181_8181 Undefined 0x0000_0000 0x0000_0000 0x6060_6060 0x0000_0000 0x0000_0000 Note: Real register address = 0xFFF8_0000+ (UART number - 1) * (0x0100) + offset Note: All of these registers are implemented 8-bit in UART design and it will be repeated 4 times before send to APB bus. For example, when ARM CPU read register UARTn_BRR, ARM CPU will get UART0_RBR = {RBR[7:0], RBR[7:0], RBR[7:0], RBR[7:0]}. UART Receive Buffer Register (UART_RBR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_RBR 0x00 R Receive Buffer Register (DLAB = 0) Undefined - 262 - W90N745CD/W90N745CDG 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 5 4 3 2 1 0 8-bit Received Data BITS DESCRIPTIONS [7:0] 8-bit Received Data By reading this register, the UART will return an 8-bit data received from SIN pin (LSB first). UART Transmit Holding Register (UART_THR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_THR 0x00 W Transmit Holding Register (DLAB = 0) Undefined 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 5 4 3 2 1 0 8-bit Transmitted Data BITS DESCRIPTIONS [7:0] 8-bit Transmitted Data By writing to this register, the UART will send out an 8-bit data through the SOUT pin (LSB first). - 263 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG UART Interrupt Enable Register (UART_IER) REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_IER 0x04 R/W Interrupt Enable Register (DLAB = 0) 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 RESERVED 5 4 nDBGACK_EN 3 MSIE 2 RLSIE 1 THREIE 0 RDAIE BITS DESCRIPTIONS [31:5] Reserved ICE debug mode acknowledge enable 0 = When DBGACK is high, the UART receiver time-out clock will be held 1 = No matter what DBGACK is high or not, the UART receiver timer-out clock will not be held MODEM Status Interrupt (Irpt_MOS) Enable 0 = Mask off Irpt_MOS 1 = Enable Irpt_MOS Receive Line Status Interrupt (Irpt_RLS) Enable 0 = Mask off Irpt_RLS 1 = Enable Irpt_RLS Transmit Holding Register Empty Interrupt (Irpt_THRE) Enable 0 = Mask off Irpt_THRE 1 = Enable Irpt_THRE Receive Data Available Interrupt (Irpt_RDA) Enable and Time-out Interrupt (Irpt_TOUT) Enable 0 = Mask off Irpt_RDA and Irpt_TOUT 1 = Enable Irpt_RDA and Irpt_TOUT [4] nDBGACK_EN [3] MSIE [2] RLSIE [1] THREIE [0] RDAIE - 264 - W90N745CD/W90N745CDG UART Divider Latch (Low Byte) Register (UART_DLL) REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_DLL 0x00 R/W Divisor Latch Register (LS) (DLAB = 1) 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 5 4 3 2 1 0 Baud Rate Divider (Low Byte) BITS DESCRIPTIONS [7:0] Baud Rate Divider (Low Byte) The low byte of the baud rate divider UART Divisor Latch (High Byte) Register (UART_DLM) REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_DLM 31 0x04 30 R/W 29 Divisor Latch Register (MS) (DLAB = 1) 28 Reserved 27 26 25 0x0000_0000 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 5 4 3 2 1 0 Baud Rate Divider (High Byte) - 265 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTIONS [7:0] Baud Rate Divider (High Byte) The high byte of the baud rate divider This 16-bit divider {DLM, DLL} is used to determine the baud rate as follows Baud Rate = Crystal Clock / {16 * [Divisor + 2]} Note: This definition is different from 16550 UART Interrupt Identification Register (UART_IIR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_IIR 31 0x08 30 R Interrupt Identification Register 29 28 Reserved 27 26 25 0x8181_8181 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 FMES 6 RFTLS 5 4 DMS 3 2 IID 1 0 NIP BITS DESCRIPTIONS [7] FMES FIFO Mode Enable Status This bit indicates whether the FIFO mode is enabled or not. Since the FIFO mode is always enabling, this bit always shows the logical 1 when CPU is reading this register. RX FIFO Threshold Level Status These bits show the current setting of receiver FIFO threshold level (RTHO). The meaning of RTHO is defined in the following FCR description. DMA Mode Select The DMA function is not implemented in this version. When reading IIR, the DMS is always returned 0. Interrupt Identification The IID together with NIP indicates the current interrupt request from UART No Interrupt Pending There is no pending interrupt. [6:5] RFTLS [4] DMS [3:1] [0] IID NIP - 266 - W90N745CD/W90N745CDG Table 6.10.6 Interrupt Control Functions IIR [3:0] PRIORITY INTERRUPT TYPE INTERRUPT SOURCE INTERRUPT RESET CONTROL ---1 0110 -Highest None Receiver Line Status (Irpt_RLS) Received Data Available (Irpt_RDA) Receiver FIFO Time-out (Irpt_TOUT) Transmitter Holing Register Empty (Irpt_THRE) MODEM Status (Irpt_MOS) None Overrun error, parity error, framing error, or break interrupt Receiver FIFO level is reached threshold -Reading the LSR Receiver FIFO drops below the threshold level 0100 Second 1100 Second Receiver FIFO is non-empty and no activities are occurred in the receiver FIFO during the TOR defined time duration Transmitter holding register empty Reading the RBR 0010 Third Reading the IIR (if source of interrupt is Irpt_THRE) or writing into the THR 0000 Fourth The CTS, DSR, or DCD bits are changing state or the RI Reading the MSR bit is changing from high to (optional) low. Note: These definitions of bit 7, bit 6, bit 5, and bit 4 are different from the 16550 UART FIFO Control Register (UART_FCR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_FCR 0x08 W FIFO Control Register Undefined 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 RFITL 6 5 4 3 DMS 2 TFR 1 RFR 0 FME RESERVED - 267 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTIONS RX FIFO Interrupt (Irpt_RDA) Trigger Level RFITL [7:6] 00 [7:6] RFITL 01 10 11 [3] DMS Irpt_RDA Trigger Level (Bytes) 01 04 08 14 DMA Mode Select The DMA function is not implemented in this version. TX FIFO Reset Setting this bit will generate an OSC cycle reset pulse to reset TX FIFO. The TX FIFO becomes empty (TX pointer is reset to 0) after such reset. This bit is returned to 0 automatically after the reset pulse is generated. RX FIFO Reset Setting this bit will generate an OSC cycle reset pulse to reset RX FIFO. The RX FIFO becomes empty (RX pointer is reset to 0) after such reset. This bit is returned to 0 automatically after the reset pulse is generated. FIFO Mode Enable Because UART is always operating in the FIFO mode, writing this bit has no effect while reading always gets logical one. This bit must be 1 when other FCR bits are written to; otherwise, they will not be programmed. [2] TFR [1] RFR [0] FME UART Line Control Register (UART_LCR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_LCR 0x0C R/W Line Control Register 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 DLAB 6 BCB 5 SPE 4 EPE 3 PBE 2 NSB 1 WLS 0 - 268 - W90N745CD/W90N745CDG BITS DESCRIPTIONS Divider Latch Access Bit [7] DLAB 0 = It is used to access RBR, THR or IER. 1 = It is used to access Divisor Latch Registers {DLL, DLM} Break Control Bit [6] BCB When this bit is set to logic 1, the serial data output (SOUT) is forced to the Spacing State (logic 0). This bit acts only on SOUT and has no effect on the transmitter logic. Stick Parity Enable 0 = Disable stick parity [5] SPE 1 = Parity bit is transmitted and checked as a logic 1 if bit 4 is 0 (odd parity), or as a logic 0 if bit 4 is 1 (even parity). This bit has effect only when bit 3 (parity bit enable) is set. Even Parity Enable 0 = Odd number of logic 1's are transmitted or checked in the data word and parity bits. 1 = Even number of logic 1's are transmitted or checked in the data word and parity bits. This bit has effect only when bit 3 (parity bit enable) is set. Parity Bit Enable [3] PBE 0 = Parity bit is not generated (transmit data) or checked (receive data) during transfer. 1 = Parity bit is generated or checked between the "last data word bit" and "stop bit" of the serial data. Number of "STOP bit" 0= One " STOP bit" is generated in the transmitted data [2] NSB 1= One and a half " STOP bit" is generated in the transmitted data when 5-bit word length is selected; Two " STOP bit" is generated when 6-, 7- and 8-bit word length is selected. Word Length Select WLS[1:0] [1:0] WLS 00 01 10 11 Character length 5 bits 6 bits 7 bits 8 bits [4] EPE - 269 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG UART Modem Control Register (UART_MCR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_MCR 0x10 R/W Modem Control Register (Optional) 0x0000_0000 31 30 29 28 27 Reserved 26 25 24 23 22 21 20 19 Reserved 18 17 16 15 14 13 12 11 Reserved 10 9 8 7 6 Reserved 5 4 LBME 3 Reserve 2 Reserve 1 Reserved 0 DTR# BITS DESCRIPTIONS [31:5] Reserved - Loop-back Mode Enable 0 = Disable [4] LBME 1 = When the loop-back mode is enabled, the following signals are connected internally SOUT connected to SIN and SOUT pin fixed at logic 1 DTR# connected to DSR# and DTR# pin fixed at logic 1 [3:1] Reserved Complement version of DTR# (Data-Terminal-Ready) signal [0] DTR Writing 0x00 to MCR, the DTR# bit are set to logic 1's; Writing 0x0f to MCR, the DTR# bit are reset to logic 0's. UART Line Status Control Register (UART_LSR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_LSR 0x14 R Line Status Register 0x6060_6060 - 270 - W90N745CD/W90N745CDG 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 ERR_RX BITS 6 TE 5 THRE 4 BII 3 FEI DESCRIPTIONS 2 PEI 1 OEI 0 RFDR [31:8] Reserved - RX FIFO Error 0 = RX FIFO works normally [7] ERR_RX 1 = There is at least one parity error (PE), framing error (FE), or break indication (BI) in the FIFO. ERR_RX is cleared when CPU reads the LSR and if there are no subsequent errors in the RX FIFO. Transmitter Empty [6] TE 0 = Either Transmitter Holding Register (THR - TX FIFO) or Transmitter Shift Register (TSR) are not empty. 1 = Both THR and TSR are empty. Transmitter Holding Register Empty 0 = THR is not empty. 1 = THR is empty. [5] THRE THRE is set when the last data word of TX FIFO is transferred to Transmitter Shift Register (TSR). The CPU resets this bit when the THR (or TX FIFO) is loaded. This bit also causes the UART to issue an interrupt (Irpt_THRE) to the CPU when IER [1]=1. Break Interrupt Indicator [4] BII This bit is set to a logic 1 whenever the received data input is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits) and is reset whenever the CPU reads the contents of the LSR. Framing Error Indicator [3] FEI This bit is set to logic 1 whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0), and is reset whenever the CPU reads the contents of the LSR. - 271 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS Parity Error Indicator [2] PEI This bit is set to logic 1 whenever the received character does not have a valid "parity bit", and is reset whenever the CPU reads the contents of the LSR. Overrun Error Indicator [1] OEI An overrun error will occur only after the RX FIFO is full and the next character has been completely received in the shift register. The character in the shift register is overwritten, but it is not transferred to the RX FIFO. OE is indicated to the CPU as soon as it happens and is reset whenever the CPU reads the contents of the LSR. RX FIFO Data Ready [0] RFDR 0 = RX FIFO is empty 1 = RX FIFO contains at least 1 received data word. LSR [4:2] (BII, FEI, PEI) are revealed to the CPU when its associated character is at the top of the RX FIFO. These three error indicators are reset whenever the CPU reads the contents of the LSR. LSR [4:1] (BII, FEI, PEI, OEI) are the error conditions that produce a "receiver line status interrupt" (Irpt_RLS) when IER [2]=1. Reading LSR clears Irpt_RLS. Writing LSR is a null operation (not suggested) UART Modem Status Register (UART_MSR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_MSR 0x18 R MODEM Status Register (Optional) 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 Reserved 6 Reserved 5 DSR# 4 Reserved 3 Reserved 2 Reserved 1 DDSR 0 Reserved - 272 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:6] [5] [4:2] [1] [0] Reserved DSR# Reserved DDSR Reserved - Complement version of data set ready (DSR#) input (This bit is selected by IP) DSR# State Change (This bit is selected by IP) This bit is set whenever DSR# input has changed state, and it will be reset if the CPU reads the MSR. - Whenever any of MSR [3:0] is set to logic 1, a Modem Status Interrupt is generated if IER[3]=1. Writing MSR is a null operation (not suggested). UART Time Out Register (UART_TOR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE UART_TOR 31 23 15 7 TOIE BITS 0x1C 30 22 14 6 R/W Time Out Register 29 21 13 5 28 Reserved 20 Reserved 12 Reserved 4 3 TOIC DESCRIPTIONS 0x0000_0000 27 19 11 26 18 10 2 25 17 9 1 24 16 8 0 [31:8] [7] Reserved TOIE - Time Out Interrupt Enable The feature of receiver time out interrupt is enabled when TOR [7] = IER[0] = 1. Time Out Interrupt Comparator The time out counter resets and starts counting (the counting clock = baud rate) whenever the RX FIFO receives a new data word. Once the content of time out counter (TOUT_CNT) is equal to that of time out interrupt comparator (TOIC), a receiver time out interrupt (Irpt_TOUT) is generated if TOR [7] = IER [0] = 1. A new incoming data word or RX FIFO empty clears Irpt_TOUT. [6:0] TOIC - 273 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.10.6 High speed UART Controller The High Speed Universal Asynchronous Receiver/Transmitter (HS_UART) performs a serial-toparallel conversion on data characters received from the peripheral, and a parallel-to-serial conversion on data characters received from the CPU. There are five types of interrupts, they are, transmitter FIFO empty interrupt, receiver threshold level reaching interrupt, line status interrupt (overrun error or parity error or framing error or break interrupt) ,time out interrupt, and Modem status interrupt . One 64-byte transmitter FIFO (TX_FIFO) and one 64-byte (plus 3-bit of error data per byte) receiver FIFO (RX_FIFO) has been built in to reduce the number of interrupts presented to the CPU. The CPU can completely read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt) found. The UART includes a programmable baud rate generator that is capable of dividing crystal clock input by divisors to produce the clock that transmitter and receiver needed. The equation is Baud Out = crystal clock / 16 * [Divisor + 2]. The UART includes the following features: Transmitter and receiver are buffered with a 64-byte FIFO each to reduce the number of interrupts presented to the CPU. Subset of MODEM control function(selected by IP) Fully programmable serial-interface characteristics: 5-, 6-, 7-, or 8-bit character Even, odd, or no-parity bit generation and detection 1-, 1&1/2, or 2-stop bit generation Baud rate generation False start bit detection Full-prioritized interrupt system controls Not support Loop back mode 6.10.6.1. High Speed UART Control Registers Map R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_RBR HSUART_THR HSUART_IER HSUART_DLL HSUART_DLM 0x00 0x00 0x04 0x00 0x04 R W Receive Buffer Register (DLAB = 0) Transmit Holding Register (DLAB = 0) Undefined Undefined 0x0000_0000 0x0000_0000 0x0000_0000 R/W Interrupt Enable Register (DLAB = 0) R/W Divisor Latch Register (LS)(DLAB = 1) R/W Divisor Latch Register (MS)(DLAB = 1) - 274 - W90N745CD/W90N745CDG Continued. REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_IIR HSUART_FCR HSUART_LCR HSUART_MCR HSUART_LSR HSUART_MSR HSUART_TOR 0x08 0x08 0x0C 0x10 0x14 0x18 0x1C R W Interrupt Identification Register FIFO Control Register 0x8181_8181 Undefined 0x0000_0000 0x0000_0000 0x6060_6060 0x0000_0000 0x0000_0000 R/W Line Control Register R/W Modem Control Register (Optional) R R Line Status Register MODEM Status Register (Optional) R/W Time Out Register Note: Real register address = 0xFFF8_0000+ (UART number - 1) * (0x0100) + offset NOTE: All of these registers are implemented 8-bit in UART design and it will be repeated 4 times before send to APB bus. For example, when ARM CPU read register UART1_BRR, ARM CPU will get UART1_RBR = {RBR[7:0], _RBR[7:0], RBR[7:0], RBR[7:0]}. HSUART Receive Buffer Register (HSUART_RBR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_RBR 0x00 R Receive Buffer Register (DLAB = 0) Undefined 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 5 4 3 2 1 0 8-bit Received Data BITS DESCRIPTIONS [7:0] 8-bit Received Data By reading this register, the UART will return an 8-bit data received from SIN pin (LSB first). - 275 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG HSUART Transmit Holding Register (HSUART_THR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_THR 0x00 W Transmit Holding Register (DLAB = 0) Undefined 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 5 4 3 2 1 0 8-bit Transmitted Data BITS DESCRIPTIONS [7:0] 8-bit Transmitted Data By writing to this register, the UART will send out an 8-bit data through the SOUT pin (LSB first). HSUART Interrupt Enable Register (HSUART_IER) REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_IER 0x04 R/W Interrupt Enable Register (DLAB = 0) 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 RESERVED 5 4 nDBGACK_EN 3 MSIE 2 RLSIE 1 THREIE 0 RDAIE - 276 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:5] Reserved ICE debug mode acknowledge enable 0 = When DBGACK is high, the UART receiver time-out clock will be held 1 = No matter what DBGACK is high or not, the UART receiver timerout clock will not be held MODEM Status Interrupt (Irpt_MOS) Enable 0 = Mask off Irpt_MOS 1 = Enable Irpt_MOS Receive Line Status Interrupt (Irpt_RLS) Enable 0 = Mask off Irpt_RLS 1 = Enable Irpt_RLS Transmit Holding Register Empty Interrupt (Irpt_THRE) Enable 0 = Mask off Irpt_THRE 1 = Enable Irpt_THRE Receive Data Available Interrupt (Irpt_RDA) Enable and Time-out Interrupt (Irpt_TOUT) Enable 0 = Mask off Irpt_RDA and Irpt_TOUT 1 = Enable Irpt_RDA and Irpt_TOUT [4] nDBGACK_EN [3] MSIE [2] RLSIE [1] THREIE [0] RDAIE HSUART Divider Latch (Low Byte) Register (HSUART_DLL) REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_DLL 31 30 0x00 R/W 29 Divisor Latch Register (LS) (DLAB = 1) 28 Reserved 27 26 25 0x0000_0000 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 5 4 3 2 1 0 Baud Rate Divider (Low Byte) - 277 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:8] [7:0] Reserved Baud Rate Divisor (Low Byte) The low byte of the baud rate divider HSUART Divisor Latch (High Byte) Register (HSUART_DLM) REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_DLM 0x04 R/W Divisor Latch Register (MS) (DLAB = 1) 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 5 4 3 2 1 0 Baud Rate Divider (High Byte) BITS DESCRIPTIONS [31:8] [7:0] Reserved Baud Rate Divisor (High Byte) The high byte of the baud rate divider This 16-bit divider {DLM, DLL} is used to determine the baud rate as follows Baud Rate = Crystal Clock / {16 * [Divisor + 2]} HSUART Interrupt Identification Register (HSUART_IIR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_IIR 0x08 R Interrupt Identification Register 0x8181_8181 - 278 - W90N745CD/W90N745CDG 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 FMES 6 RFTLS 5 4 DMS 3 2 IID 1 0 NIP BITS DESCRIPTIONS [31:8] Reserved FIFO Mode Enable Status [7] FMES This bit indicates whether the FIFO mode is enabled or not. Since the FIFO mode is always enable, this bit always shows the logical 1 when CPU is reading this register. RX FIFO Threshold Level Status [6:5] RFTLS These bits show the current setting of receiver FIFO threshold level (RTHO). The meaning of RTHO is defined in the following FCR description. DMA Mode Select [4] DMS The DMA function is not implemented in this version. When reading IIR, the DMS is always returned 0. Interrupt Identification [3:1] IID The IID together with NIP indicates the current interrupt request from UART. No Interrupt Pending [0] NIP There is no pending interrupt. - 279 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Interrupt Control Functions IIR [3:0] PRIORITY INTERRUPT TYPE INTERRUPT SOURCE INTERRUPT RESET CONTROL ---1 0110 -Highest None Receiver Line Status (Irpt_RLS) Received Data Available (Irpt_RDA) None Overrun error, parity error, framing error, or break interrupt Receiver FIFO threshold level is reached Receiver FIFO is nonempty and no activities are occurred in the receiver FIFO during the TOR defined time duration Transmitter register empty holding -Reading the LSR Receiver FIFO drops below the threshold level 0100 Second 1100 Second Receiver FIFO Timeout (Irpt_TOUT) Reading the RBR 0010 Third Transmitter Holing Register Empty (Irpt_THRE) Reading the IIR (if source of interrupt is Irpt_THRE) or writing into the THR 0000 Fourth MODEM Status (Irpt_MOS) The CTS bits are changing Reading the MSR state . (optional) Note: These definitions of bit 7, bit 6, bit 5, and bit 4 are different from the 16550. HSUART FIFO Control Register (HSUART_FCR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_FCR 31 30 0x08 W 29 28 FIFO Control Register 27 Reserved 26 25 Undefined 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 RFITL 5 4 3 DMS 2 TFR 1 RFR 0 FME - 280 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:8] Reserved RX FIFO Interrupt (Irpt_RDA) Trigger Level RFITL 0000 0001 Irpt_RDA Trigger Level (Bytes) 01 04 08 14 30 46 62 62 [7:4] RFITL 0010 0011 0100 0101 0110 others DMA Mode Select [3] DMS The DMA function is not implemented in this version. TX FIFO Reset [2] TFR Setting this bit will generate an OSC cycle reset pulse to reset TX FIFO. The TX FIFO becomes empty (TX pointer is reset to 0) after such reset. This bit is returned to 0 automatically after the reset pulse is generated. RX FIFO Reset [1] RFR Setting this bit will generate an OSC cycle reset pulse to reset RX FIFO. The RX FIFO becomes empty (RX pointer is reset to 0) after such reset. This bit is returned to 0 automatically after the reset pulse is generated. FIFO Mode Enable [0] FME Because UART is always operating in the FIFO mode, writing this bit has no effect while reading always gets logical one. This bit must be 1 when other FCR bits are written to; otherwise, they will not be programmed. - 281 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG HSUART Line Control Register (HSUART_LCR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_LCR BITS 0x0C R/W Line Control Register DESCRIPTIONS 0x0000_0000 [31:8] [7] Reserved DLAB [6] BCB [5] SPE [4] EPE [3] PBE [2] NSB Divider Latch Access Bit 0 = It is used to access RBR, THR or IER. 1 = It is used to access Divisor Latch Registers {DLL, DLM}. Break Control Bit When this bit is set to logic 1, the serial data output (SOUT) is forced to the Spacing State (logic 0). This bit acts only on SOUT and has no effect on the transmitter logic. Stick Parity Enable 0 = Disable stick parity 1 = Parity bit is transmitted and checked as a logic 1 if bit 4 is 0 (odd parity), or as a logic 0 if bit 4 is 1 (even parity). This bit has effect only when bit 3 (parity bit enable) is set. Even Parity Enable 0 = Odd number of logic 1's are transmitted or checked in the data word and parity bits. 1 = Even number of logic 1's are transmitted or checked in the data word and parity bits. This bit has effect only when bit 3 (parity bit enable) is set. Parity Bit Enable 0 = Parity bit is not generated (transmit data) or checked (receive data) during transfer. 1 = Parity bit is generated or checked between the "last data word bit" and "stop bit" of the serial data. Number of "STOP bit" 0= One " STOP bit" is generated in the transmitted data 1= One and a half " STOP bit" is generated in the transmitted data when 5-bit word length is selected; Two " STOP bit" is generated when 6-, 7- and 8-bit word length is selected. Word Length Select WLS[1:0] Character length 5 bits 6 bits 7 bits 8 bits 00 01 10 11 [1:0] WLS - 282 - W90N745CD/W90N745CDG 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 DLAB 6 BCB 5 SPE 4 EPE 3 PBE 2 NSB 1 WLS 0 HSUART Modem Control Register (HSUART_MCR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_MCR 0x10 R/W Modem Control Register (Optional) 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 Reserved 5 4 LBME 3 Reserved 2 1 RTS 0 Reserved BITS DESCRIPTIONS [31:5] Reserved Loop-back Mode Enable 0 = Disable 1 = When the loop-back mode is enabled, the following signals are connected internally: SOUT connected to SIN and SOUT pin fixed at logic 1 RTS# connected to CTS# and RTS# pin fixed at logic 1 [4] LBME - 283 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS [3:2] Reserved Complement version of RTS# (Request-To-Send) signal [1] RTS# Writing 0x00 to MCR, RTS# bit are set to logic 1's; Writing 0x0f to MCR, RTS# bit are reset to logic 0's. [0] Reserved - HSUART Line Status Control Register (HSUART_LSR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_LSR 0x14 R Line Status Register 0x6060_6060 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 ERR_RX 6 TE 5 THRE 4 BII 3 FEI 2 PEI 1 OEI 0 RFDR BITS DESCRIPTIONS [31:8] Reserved RX FIFO Error 0 = RX FIFO works normally [7] ERR_RX 1 = There is at least one parity error (PE), framing error (FE), or break indication (BI) in the FIFO. ERR_RX is cleared when CPU reads the LSR and if there are no subsequent errors in the RX FIFO. Transmitter Empty [6] TE 0 = Either Transmitter Holding Register (THR - TX FIFO) or Transmitter Shift Register (TSR) are not empty. 1 = Both THR and TSR are empty. - 284 - W90N745CD/W90N745CDG Continued. BITS DESCRIPTIONS Transmitter Holding Register Empty 0 = THR is not empty. [5] THRE 1 = THR is empty. THRE is set when the last data word of TX FIFO is transferred to Transmitter Shift Register (TSR). The CPU resets this bit when the THR (or TX FIFO) is loaded. This bit also causes the UART to issue an interrupt (Irpt_THRE) to the CPU when IER [1]=1. Break Interrupt Indicator [4] BII This bit is set to a logic 1 whenever the received data input is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits) and is reset whenever the CPU reads the contents of the LSR. Framing Error Indicator [3] FEI This bit is set to logic 1 whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0), and is reset whenever the CPU reads the contents of the LSR. Parity Error Indicator [2] PEI This bit is set to logic 1 whenever the received character does not have a valid "parity bit", and is reset whenever the CPU reads the contents of the LSR. Overrun Error Indicator [1] OEI An overrun error will occur only after the RX FIFO is full and the next character has been completely received in the shift register. The character in the shift register is overwritten, but it is not transferred to the RX FIFO. OE is indicated to the CPU as soon as it happens and is reset whenever the CPU reads the contents of the LSR. RX FIFO Data Ready [0] RFDR 0 = RX FIFO is empty 1 = RX FIFO contains at least 1 received data word. LSR [4:2] (BII, FEI, PEI) are revealed to the CPU when its associated character is at the top of the RX FIFO. These three error indicators are reset whenever the CPU reads the contents of the LSR. LSR [4:1] (BII, FEI, PEI, OEI) are the error conditions that produce a "receiver line status interrupt" (Irpt_RLS) when IER [2]=1. Reading LSR clears Irpt_RLS. Writing LSR is a null operation (not suggested). - 285 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG HSUART Modem Status Register (HSUART_MSR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_MSR 0x18 R MODEM Status Register (Optional) 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 Reserved 5 4 CTS# 3 2 Reserved 1 0 DCTS BITS DESCRIPTIONS [31:5] [4] [3:1] Reserved CTS# Reserved Complement version of clear to send (CTS#) input (This bit is selected by IP) CTS# State Change (This bit is selected by IP) This bit is set whenever CTS# input has changed state, and it will be reset if the CPU reads the MSR. [0] DCTS Whenever any of MSR [0] is set to logic 1, a Modem Status Interrupt is generated if IER[3]=1. Writing MSR is a null operation (not suggested). - 286 - W90N745CD/W90N745CDG HSUART Time Out Register (HSUART_TOR) REGISTER OFFSET R/W DESCRIPTION RESET VALUE HSUART_TOR 0x1C R/W Time Out Register 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 TOIE 6 5 4 3 TOIC 2 1 0 BITS DESCRIPTIONS [31:8] [7] Reserved TOIE Time Out Interrupt Enable The feature of receiver time out interrupt is enabled only when TOR [7] = IER[0] = 1. Time Out Interrupt Comparator The time out counter resets and starts counting (the counting clock = baud rate) whenever the RX FIFO receives a new data word. Once the content of time out counter (TOUT_CNT) is equal to that of time out interrupt comparator (TOIC), a receiver time out interrupt (Irpt_TOUT) is generated if TOR [7] = IER [0] = 1. A new incoming data word or RX FIFO empty clears Irpt_TOUT. [6:0] TOIC - 287 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.11 Timer/Watchdog Controller 6.11.1 General Timer Controller The timer module includes two channels, TIMER0 and TIMER1, which allow you to easily implement a counting scheme for use. The timer can perform functions like frequency measurement, event counting, interval measurement, clock generation, delay timing, and so on. The timer possesses features such as adjustable resolution, programmable counting period, and detailed information. The timer can generate an interrupt signal upon timeout, or provide the current value of count during operation. The general TIMER Controller includes the following features AMBA APB interface compatible Two channels with a 8-bit presale counter/24-bit down counter and an interrupt request each Independent clock source for each channel Maximum uninterrupted time = (1 / 25 MHz) * (256) * (2^24), if TCLK = 25 MHz 6.11.2 Watchdog Timer 6.11.3 Timer Control Registers Map R: read only, W: write only, R/W: both read and write REGISTER ADDRESS R/W/C DESCRIPTION RESET VALUE TCSR0 TCSR1 TICR0 TICR1 TDR0 TDR1 TISR WTCR 0xFFF8_1000 0xFFF8_1004 0xFFF8_1008 0xFFF8_100C 0xFFF8_1010 0xFFF8_1014 0xFFF8_1018 0xFFF8_101C R/W R/W R/W R/W R R R/W R/W Timer Control and Status Register 0 Timer Control and Status Register 1 Timer Initial Control Register 0 Timer Initial Control Register 1 Timer Data Register 0 Timer Data Register 1 Timer Interrupt Status Register Watchdog Timer Control Register 0x0000_0005 0x0000_0005 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0400 Timer Control Register 0/1 (TCSR 0/1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE TCSR0 TCSR1 0xFFF8_1000 0xFFF8_1004 R/W R/W Timer Control and Status Register 0 Timer Control and Status Register 1 0x0000_0005 0x0000_0005 - 288 - W90N745CD/W90N745CDG 31 nDBGACK_EN 23 30 CEN 22 29 IE 21 28 27 26 CRST 18 25 CACT 17 24 Reserved 16 MODE[1:0] 20 Reserved 19 15 14 13 12 Reserved 11 10 9 8 7 6 5 4 3 2 1 0 PRESCALE[7:0] BITS DESCRIPTIONS ICE debug mode acknowledge enable [31] nDBGACK_EN 0 = When DBGACK is high, the TIMER counter will be held 1 = No matter DBGACK is high or not, the TIMER counter will not be held Counter Enable [30] CEN 0 = Stops/Suspends counting 1 = Starts counting Interrupt Enable 0 = Disable TIMER Interrupt. [29] IE 1 = Enable TIMER Interrupt. If timer interrupt is enabled, the timer asserts its interrupt signal when the associated counter decrements to zero. Timer Operating Mode MODE 00 Timer Operating Mode The timer is operating in the one-shot mode. The associated interrupt signal is generated once (if IE is enabled) and CEN is automatically cleared then. The timer is operating in the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled). The timer is operating in the toggle mode. The interrupt signal is generated periodically (if IE is enabled). And the associated signal (tout) is changing back and forth with 50% duty cycle. Reserved. [28:27] MODE 01 10 11 - 289 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued BITS DESCRIPTIONS Counter Reset Set this bit will reset the TIMER counter, and also force CEN to 0. [26] CRST 0 = No effect. 1 = Reset Timer's prescale counter, internal 24-bit counter and CEN. Timer is in Active [25] CACT This bit indicates the counter status of timer. 0 = Timer is not active. 1 = Timer is in active. [24:8] [7:0] Reserved PRESCALE Reserved Prescale Clock input is divided by PRESCALE+1 before it is fed to the counter. If PRESCALE=0, then there is no scaling. Timer Initial Count Register 0/1 (TICR0/1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE TICR0 TICR1 0xFFF8_1008 0xFFF8_100C R/W R/W Timer Initial Control Register 0 Timer Initial Control Register 1 0x0000_0000 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 19 18 17 16 TIC [23:16] 15 14 13 12 TIC [15:8] 7 6 5 4 TIC [7:0] 3 2 1 0 11 10 9 8 - 290 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:24] Reserved Reserved Timer Initial Count This is a 24-bit value representing the initial count. Timer will reload this value whenever the counter is decremented to zero. NOTE1: Never write 0x0 in TIC, or the core will run into unknown state. NOTE2: No matter CEN is 0 or 1, whenever software write a new value into this register, TIMER will restart counting using this new value and abort previous count. [23:0] TIC Timer Data Register 0/1 (TDR0/1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE TDR0 TDR1 0xFFF8_10010 0xFFF8_10014 R R Timer Data Register 0 Timer Data Register 1 0x0000_0000 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 19 18 17 16 TDR [23:16] 15 14 13 12 11 10 9 8 TDR [15:8] 7 6 5 4 TDR [7:0] 3 2 1 0 BITS DESCRIPTIONS [31:24] Reserved Reserved Timer Data Register The current count is registered in this 24-bit value. NOTE: Software can read a correct current value on this register only when CEN = 0, or the value represents here could not be a correct one. [23:0] TDR - 291 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG - 292 - W90N745CD/W90N745CDG Timer Interrupt Status Register (TISR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE TISR 0xFFF8_1018 R/W Timer Interrupt Status Register 0x0000_0000 31 30 29 28 27 Reserved 26 25 24 23 22 21 20 19 Reserved 18 17 16 15 14 13 12 11 Reserved 10 9 8 7 6 5 Reserved 4 3 2 1 TIF1 0 TIF0 BITS DESCRIPTIONS Timer Interrupt Flag 1 This bit indicates the interrupt status of Timer channel 1. [1] TIF1 0 = It indicates that the Timer 1 dose not countdown to zero yet. 1 = It indicates that the counter of Timer 1 has decremented to zero. The interrupt flag is set if it was enable. NOTE: This bit is read only, but can be cleared by writing 1 to this bit. Timer Interrupt Flag 0 This bit indicates the interrupt status of Timer channel 0. [0] TIF0 0 = It indicates that the Timer 0 dose not countdown to zero yet. 1 = It indicates that the counter of Timer 0 has decremented to zero. The interrupt flag is set if it was enable. NOTE: This bit is read only, but can be cleared by writing 1 to this bit. Watchdog Timer Control Register (WTCR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE WTCR 0xFFF8_101C R/W Watchdog Timer Control Register 0x0000_0400 - 293 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 31 30 29 28 27 Reserved 23 22 21 20 19 Reserved 15 14 13 Reserved 7 WTE 6 WTIE 5 WTIS 4 3 WTIF 12 11 10 9 8 18 17 16 26 25 24 WTCLK nDBGACK_EN WTTME 2 WTRF 1 WTRE 0 WTR BITS DESCRIPTIONS [31:11] Reserved Reserved Watchdog Timer Clock This bit is used for deciding whether the Watchdog timer clock input is divided by 256 or not. Clock source of Watchdog timer is Crystal input. [10] WTCLK 0 = Using original clock input 1 = The clock input will be divided by 256 NOTE: When WTTME = 1, set this bit has no effect on WDT clock (using original clock input). ICE debug mode acknowledge enable 0 = When DBGACK is high, the Watchdog timer counter will be held 1 = No matter DBGACK is high or not, the Watchdog timer counter will not be held Watchdog Timer Test Mode Enable For reasons of efficiency, the 26-bit counter within the Watchdog timer is considered as two independent 13-bit counters in the test mode. They are operated concurrently and separately during the test. This approach can save a lot of time spent in the test. When the 13bit counter overflows, a Watchdog timer interrupt is generated. 0 = Put the Watchdog timer in normal operating mode 1 = Put the Watchdog timer in test mode Watchdog Timer Enable 0 = Disable the Watchdog timer (This action will reset the internal counter) 1 = Enable the Watchdog timer [9] nDBGACK_EN [8] WTTME [7] WTE - 294 - W90N745CD/W90N745CDG Continued BITS DESCRIPTIONS Watchdog Timer Interrupt Enable [6] WTIE 0 = Disable the Watchdog timer interrupt 1 = Enable the Watchdog timer interrupt Watchdog Timer Interval Select These two bits select the interval for the Watchdog timer. No matter which interval is chosen, the reset timeout is always occurred 512 WDT clock cycles later than the interrupt timeout. WTIS [5:4] WTIS 00 01 10 11 Interrupt Timeout 214 clocks 216 clocks 218 clocks 220 clocks Reset Timeout 214 + 1024 clocks 216 + 1024 clocks 218 + 1024 clocks 220 + 1024 clocks Real Time Interval (CLK=15MHz/256) 0.28 sec. 1.12 sec. 4.47 sec. 17.9 sec. Watchdog Timer Interrupt Flag If the Watchdog timer interrupt is enabled, then the hardware will set this bit to indicate that the Watchdog timer interrupt has occurred. If the Watchdog timer interrupt is not enabled, then this bit indicates that a timeout period has elapsed. 0 = Watchdog timer interrupt does not occur 1 = Watchdog timer interrupt occurs NOTE: This bit is read only, but can be cleared by writing 1 to this bit. Watchdog Timer Reset Flag When the Watchdog timer initiates a reset, the hardware will set this bit. This flag can be read by software to determine the source of reset. Software is responsible to clear it up manually. If WTRE is disabled, then the Watchdog timer has no effect on this bit. 0 = Watchdog timer reset does not occur 1 = Watchdog timer reset occurs NOTE: This bit is read only, but can be cleared by writing 1 to this bit. [3] WTIF [2] WTRF - 295 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued BITS DESCRIPTIONS Watchdog Timer Reset Enable [1] WTRE Setting this bit will enable the Watchdog timer reset function. 0 = Disable Watchdog timer reset function 1 = Enable Watchdog timer reset function Watchdog Timer Reset This bit brings the Watchdog timer into a known state. It helps reset the Watchdog timer before a timeout situation occurring. Failing to set WTR before timeout will initiates an interrupt if WTIE is set. If the WTRE bit is set, Watchdog timer reset will be occurred 512 WDT clock cycles after timeout. This bit is self-clearing. 0 = No operation 1 = Reset the contents of the Watchdog timer [0] WTR - 296 - W90N745CD/W90N745CDG 6.12 Advanced Interrupt Controller An interrupt temporarily changes the sequence of program execution to react to a particular event such as power failure, watchdog timer timeout, transmit/receive request from Ethernet MAC Controller, and so on. The ARM7TDMI processor provides two modes of interrupt, the Fast Interrupt (FIQ) mode for critical session and the Interrupt (IRQ) mode for general purpose. The IRQ exception is occurred when the nIRQ input is asserted. Similarly, the FIQ exception is occurred when the nFIQ input is asserted. The FIQ has privilege over the IRQ and can preempt an ongoing IRQ. It is possible to ignore the FIQ and the IRQ by setting the F and I bits in the current program status register (CPSR). The W90N745 incorporates the advanced interrupt controller (AIC) that is capable of dealing with the interrupt requests from a total of 32 different sources. Currently, 31 interrupt sources are defined. Each interrupt source is uniquely assigned to an interrupt channel. For example, the watchdog timer interrupt is assigned to channel 1. The AIC implements a proprietary eight-level priority scheme that differentiates the available 31 interrupt sources into eight priority levels. Interrupt sources within the priority level 0 have the highest priority and the priority level 7 has the lowest. To work this scheme properly, you must specify a certain priority level to each interrupt source during power-on initialization; otherwise, the system shall behave unexpectedly. Within each priority level, interrupt source that is positioned in a lower channel has a higher priority. Interrupt source that is active, enabled, and positioned in the lowest channel within the priority level 0 is promoted to the FIQ. Interrupt sources within the priority levels other than 0 can petition for the IRQ. The IRQ can be preempted by the occurrence of the FIQ. Interrupt nesting is performed automatically by the AIC. Though interrupt sources originated from the W90N745 itself are intrinsically high-level sensitive, the AIC can be configured as either low-level sensitive, high-level sensitive, negative-edge triggered, or positive-edge triggered to each interrupt source. When the W90N745 is put in the test mode, all interrupt sources must be configured as positive-edge triggered. The advanced interrupt controller includes the following features: AMBA APB bus interface External interrupts can be programmed as either edge-triggered or level-sensitive External interrupts can be programmed as either low-active or high-active Has flags to reflect the status of each interrupt source Individual mask for each interrupt source Proprietary 8-level interrupt scheme to ease the burden from the interrupt Priority methodology is adopted to allow for interrupt daisy-chaining Automatically masking out the lower priority interrupt during interrupt nesting Automatically clearing the interrupt flag when the external interrupt source is programmed to be edge-triggered - 297 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.12.1 Interrupt Sources Table 6.12.1 W90N745 Interrupt Sources PRIORITY NAME MODE SOURCE 1 (Highest) 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 WDT_INT nIRQ0 nIRQ1 Reserved Reserved AC97_INT Reserved Reserved UART_INT0 UART_INT1 UART_INT2 UART_INT3 T_INT0 T_INT1 USBH_INT0 USBH_INT1 EMCTX_INT EMCRX_INT GDMA_INT0 GDMA_INT1 Reserved USBD_INT Reserved Reserved I C_INT0 I2C_INT1 SSP_INT PWM _INT KPI_INT PS2_INT nIRQ2/3_INT 2 Positive Level Programmable Programmable Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Positive Level Watch Dog Timer Interrupt External Interrupt 0 External Interrupt 1 AC97 Interrupt UART Interrupt0 UART Interrupt1 UART Interrupt2 UART Interrupt3 Timer Interrupt 0 Timer Interrupt 1 USB Host Interrupt 0 USB Host Interrupt 1 EMC TX Interrupt EMC RX Interrupt GDMA Channel Interrupt 0 GDMA Channel Interrupt 1 USB Device Interrupt I2C Interrupt0 I2C Interrupt1 SSP Interrupt PWM Timer interrupt Keypad Interrupt PS2 Interrupt GPIO0 & GPIO30 Interrupt - 298 - W90N745CD/W90N745CDG AIC Functional Description Hardware Interrupt Vectoring The hardware interrupt vectoring can be used to shorten the interrupt latency. If not used, priority determination must be carried out by software. When the Interrupt Priority Encoding Register (AIC_IPER) is read, it will return an integer representing the channel that is active and having the highest priority. This integer is equivalent to multiplied by 4 (shifted left two bits to word-align it) such that it may be used directly to index into a branch table to select the appropriate interrupt service routine vector. Priority Controller An 8-level priority encoder controls the nIRQ line. Each interrupt source belongs to priority group between of 0 to 7. Group 0 has the highest priority and group 7 the lowest. When more than one unmasked interrupt channels are active at a time, the interrupt with the highest priority is serviced first. If all active interrupts have equal priority, the interrupt with the lowest interrupt source number is serviced first. The current priority level is defined as the priority level of the interrupt with the highest priority at the time the register AIC_IPER is read. In the case when a higher priority unmasked interrupt occurs while an interrupt already exits, there are two possible outcomes depending on whether the AIC_IPER has been read. If the processor has already read the AIC_IPER and caused the nIRQ line to be de-asserted, then the nIRQ line is reasserted. When the processor has enabled nested interrupts and reads the AIC_IPER again, it reads the new, higher priority interrupt vector. At the same time, the current priority level is updated to the higher priority. If the AIC_IPER has not been read after the nIRQ line has been asserted, then the processor will read the new higher priority interrupt vector in the AIC_IPER register and the current priority level is updated. When the End of Service Command Register (AIC_EOSCR) is written, the current interrupt level is updated with the last stored interrupt level from the stack (if any). Therefore, at the end of a higher priority interrupt, the AIC returns to the previous state corresponding to the preceding lower priority interrupt which had been interrupted. Interrupt Handling When the IRQ line is asserted, the interrupt handler must read the AIC_IPER as soon as possible. This can de-assert the nIRQ request to the processor and clears the interrupt if it is programmed to be edge triggered. This allows the AIC to assert the nIRQ line again when a higher priority unmasked interrupt occurs. The AIC_EOSCR (End of Service Command Register) must be written at the end of the interrupt service routine. This permits pending interrupts to be serviced. - 299 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Interrupt Masking Each interrupt source, including FIQ, can be enabled or disabled individually by using the command registers AIC_MECR and AIC_MDCR. The status of interrupt mask can be read in the read only register AIC_IMR. A disabled interrupt doesn't affect the servicing of other interrupts. Interrupt Clearing and Setting All interrupt sources (including FIQ) can be individually set or clear by respectively writing to the registers AIC_SSCR and AIC_SCCR when they are programmed to be edge triggered. This feature of the AIC is useful in auto-testing or software debugging. Fake Interrupt When the AIC asserts the nIRQ line, the processor enters interrupt mode and the interrupt handler reads the AIC_IPER, it may happen that AIC de-asserts the nIRQ line after the processor has taken into account the nIRQ assertion and before the read of the AIC_IPER. This behavior is called a fake interrupt. The AIC is able to detect these fake interrupts and returns all zero when AIC_IPER is read. The same mechanism of fake interrupt occurs if the processor reads the AIC_IPER (application software or ICE) when there is no interrupt pending. The current priority level is not updated in this situation. Hence, the AIC_EOSCR shouldn't be written. ICE/Debug Mode This mode allows reading of the AIC_IPER without performing the associated automatic operations. This is necessary when working with a debug system. When an ICE or debug monitor reads the AIC user interface, the AIC_IPER can be read. This has the following consequences in normal mode: If there is no enabled pending interrupt, the fake vector will be returned. If an enabled interrupt with a higher priority than the current one is pending, it will be stacked. In the second case, an End-of-Service command would be necessary to restore the state of the AIC. This operation is generally not performed by the debug system. Therefore, the debug system would become strongly intrusive, and could cause the application to enter an undesired state. This can be avoided by using ICE/Debug Mode. When this mode is enabled. The AIC performs interrupt stacking only when a write access is performed on the AIC_IPER. Hence, the interrupt service routine must write to the AIC_IPER (any value) just after reading it. When AIC_IPER is written, the new status of AIC, including the value of interrupt source number register (AIC_ISNR), is updated with the value that is kept at previous reading of AIC_IPER The debug system must not write to the AIC_IPER as this would cause undesirable effects. The following table shows the main steps of an interrupt and the order in which they are performed according to the mode: - 300 - W90N745CD/W90N745CDG ACTION NORMAL MODE ICE/DEBUG MODE Calculate active interrupt Read AIC_IPER Read AIC_IPER Read AIC_IPER Write AIC_IPER Write AIC_IPER Determine and return the vector of the active interrupt Read AIC_IPER Push on internal stack the current priority level Acknowledge the interrupt (Note 1) No effect (Note 2) Notes: Read AIC_IPER Read AIC_IPER Read AIC_IPER nIRQ de-assertion and automatic interrupt clearing if the source is programmed as level sensitive. Note that software which has been written and debugged using this mode will run correctly in normal mode without modification. However, in normal mode writing to AIC_IPER has no effect and can be removed to optimize the code 6.12.2 AIC Registers Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_SCR1 AIC_SCR2 AIC_SCR3 AIC_SCR4 AIC_SCR5 AIC_SCR6 AIC_SCR7 AIC_SCR8 AIC_SCR9 AIC_SCR10 AIC_SCR11 AIC_SCR12 AIC_SCR13 AIC_SCR14 AIC_SCR15 0xFFF8_2004 R/W Source Control Register 1 0xFFF8_2008 R/W Source Control Register 2 0xFFF8_200C R/W Source Control Register 3 0xFFF8_2010 R/W Source Control Register 4 0xFFF8_2014 R/W Source Control Register 5 0xFFF8_2018 R/W Source Control Register 6 0xFFF8_201C R/W Source Control Register 7 0xFFF8_2020 R/W Source Control Register 8 0xFFF8_2024 R/W Source Control Register 9 0xFFF8_2028 R/W Source Control Register 10 0xFFF8_202C R/W Source Control Register 11 0xFFF8_2030 R/W Source Control Register 12 0xFFF8_2034 R/W Source Control Register 13 0xFFF8_2038 R/W Source Control Register 14 0xFFF8_203C R/W Source Control Register 15 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 - 301 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG AIC Registers Map, continued REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_SCR16 AIC_SCR17 AIC_SCR18 AIC_SCR19 AIC_SCR20 AIC_SCR21 AIC_SCR22 AIC_SCR23 AIC_SCR24 AIC_SCR25 AIC_SCR26 AIC_SCR27 AIC_SCR28 AIC_SCR29 AIC_SCR30 AIC_SCR31 AIC_IRSR AIC_IASR AIC_ISR AIC_IPER AIC_ISNR AIC_IMR AIC_OISR AIC_MECR AIC_MDCR AIC_SSCR AIC_SCCR 0xFFF8_2040 R/W Source Control Register 16 0xFFF8_2044 R/W Source Control Register 17 0xFFF8_2048 R/W Source Control Register 18 0xFFF8_204C R/W Source Control Register 19 0xFFF8_2050 R/W Source Control Register 20 0xFFF8_2054 R/W Source Control Register 21 0xFFF8_2058 R/W Source Control Register 22 0xFFF8_205C R/W Source Control Register 23 0xFFF8_2060 R/W Source Control Register 24 0xFFF8_2064 R/W Source Control Register 25 0xFFF8_2068 R/W Source Control Register 26 0xFFF8_206C R/W Source Control Register 27 0xFFF8_2070 R/W Source Control Register 28 0xFFF8_2074 R/W Source Control Register 29 0xFFF8_2078 R/W Source Control Register 30 0xFFF8_207C R/W Source Control Register 31 0xFFF8_2100 0xFFF8_2104 0xFFF8_2108 0xFFF8_210C 0xFFF8_2110 0xFFF8_2114 0xFFF8_2118 0xFFF8_2120 0xFFF8_2124 0xFFF8_2128 0xFFF8_212C 0xFFF8_2200 R R R R R R R W W W W W W Interrupt Raw Status Register Interrupt Active Status Register Interrupt Status Register Interrupt Priority Encoding Register Interrupt Source Number Register Interrupt Mask Register Output Interrupt Status Register Mask Enable Command Register Mask Disable Command Register Source Set Command Register Source Clear Command Register End of Service Command Register ICE/Debug mode Register 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 Undefined Undefined Undefined Undefined Undefined Undefined AIC_EOSCR 0xFFF8_2130 AIC_TEST - 302 - W90N745CD/W90N745CDG AIC Source Control Registers (AIC_SCR1 ~ AIC_SCR31) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_SCR1 AIC_SCR2 0xFFF8_2004 R/W Source Control Register 1 0xFFF8_2008 R/W Source Control Register 2 0x0000_0047 0x0000_0047 AIC_SCR28 AIC_SCR29 AIC_SCR30 AIC_SCR31 31 0xFFF8_2070 R/W Source Control Register 28 0xFFF8_2074 R/W Source Control Register 29 0xFFF8_2078 R/W Source Control Register 30 0xFFF8_207C R/W Source Control Register 31 30 29 28 27 26 25 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 24 RESERVED 23 22 21 20 19 18 17 16 RESERVED 15 14 13 12 11 10 9 8 RESERVED 7 SRCTYPE BITS 6 5 4 RESERVED 3 2 1 PRIORITY 0 DESCRIPTIONS [31:8] Reserved Reserved Interrupt Source Type Whether an interrupt source is considered active or not by the AIC is subject to the settings of this field. Interrupt sources other than nIRQ0, nIRQ1 should be configured as level sensitive during normal operation unless in the testing situation. [7:6] SRCTYPE SRCTYPE [7:6] 0 0 1 1 0 1 0 1 Interrupt Source Type Low-level Sensitive High-level Sensitive Negative-edge Triggered Positive-edge Triggered - 303 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued BITS DESCRIPTIONS [5:3] Reserved Reserved Priority Level Every interrupt source must be assigned a priority level during initiation. Among them, priority level 0 has the highest priority and priority level 7 the lowest. Interrupt sources with priority level 0 are promoted to FIQ. Interrupt sources with priority level other than 0 belong to IRQ. For interrupt sources of the same priority level that located in the lower channel number has higher priority. [2:0] PRIORITY AIC Interrupt Raw Status Register (AIC_IRSR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_IRSR 0xFFF8_2100 R Interrupt Raw Status Register 0x0000_0000 31 IRS31 23 IRS23 15 IRS15 7 IRS7 30 IRS30 22 IRS22 14 IRS14 6 IRS6 29 IRS29 21 IRS21 13 IRS13 5 IRS5 28 IRS28 20 IRS20 12 IRS12 4 IRS4 27 IRS27 19 IRS19 11 IRS11 3 IRS3 26 IRS26 18 IRS18 10 IRS10 2 IRS2 25 IRS25 17 IRS17 9 IRS9 1 IRS1 24 IRS24 16 IRS16 8 IRS8 0 RESERVED BITS DESCRIPTIONS This register records the intrinsic state within each interrupt channel. IRSx: Interrupt Status Indicate the intrinsic status of the corresponding interrupt source 0 = Interrupt channel is in the voltage level 0 1 = Interrupt channel is in the voltage level 1 [0] Reserved Reserved [31:1] IRSx - 304 - W90N745CD/W90N745CDG AIC Interrupt Active Status Register (AIC_IASR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_IASR 0xFFF8_2104 R Interrupt Active Status Register 0x0000_0000 31 IAS31 23 IAS23 15 IAS15 7 IAS7 30 IAS30 22 IAS22 14 IAS14 6 IAS6 29 IAS29 21 IAS21 13 IAS13 5 IAS5 28 IAS28 20 IAS20 12 IAS12 4 IAS4 27 IAS27 19 IAS19 11 IAS11 3 IAS3 26 IAS26 18 IAS18 10 IAS10 2 IAS2 25 IAS25 17 IAS17 9 IAS9 1 IAS1 24 IAS24 16 IAS16 8 IAS8 0 RESERVED BITS DESCRIPTIONS This register indicates the status of each interrupt channel in consideration of the interrupt source type as defined in the corresponding Source Control Register, but regardless of its mask setting. [31:1] IASx IASx: Interrupt Active Status Indicate the status of the corresponding interrupt source 0 = Corresponding interrupt channel is inactive 1 = Corresponding interrupt channel is active [0] Reserved Reserved AIC Interrupt Status Register (AIC_ISR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_ISR 0xFFF8_2108 R Interrupt Status Register 0x0000_0000 - 305 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 31 IS31 23 IS23 15 IS15 7 IS7 BITS 30 IS30 22 IS22 14 IS14 6 IS6 29 IS29 21 IS21 13 IS13 5 IS5 28 IS28 20 IS20 12 IS12 4 IS4 27 IS27 19 IS19 11 IS11 3 IS3 DESCRIPTIONS 26 IS26 18 IS18 10 IS10 2 IS2 25 IS25 17 IS17 9 IS9 1 IS1 24 IS24 16 IS16 8 IS8 0 RESERVED [31:1] ISx This register identifies those interrupt channels whose are both active and enabled. ISx: Interrupt Status Indicates the status of corresponding interrupt channel 0 = Two possibilities: (1) The corresponding interrupt channel is inactive no matter whether it is enabled or disabled; (2) It is active but not enabled 1 = Corresponding interrupt channel is both active and enabled (can assert an interrupt) Reserved [0] Reserved AIC IRQ Priority Encoding Register (AIC_IPER) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_IPER 31 0 23 0 15 0 7 0 0xFFF8_210C 30 0 22 0 14 0 6 29 0 21 0 13 0 5 R Interrupt Priority Encoding Register 28 0 20 0 12 0 4 VECTOR 27 0 19 0 11 0 3 26 0 18 0 10 0 2 25 0 17 0 9 0 1 0 0x0000_0000 24 0 16 0 8 0 0 0 - 306 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [6:2] Vector When the AIC generates the interrupt, VECTOR represents the interrupt channel number that is active, enabled, and has the highest priority. If the representing interrupt channel possesses a priority level 0, then the interrupt asserted is FIQ; otherwise, it is IRQ. The value of VECTOR is copied to the register AIC_ISNR thereafter by the AIC. This register was restored a value 0 after it was read by the interrupt handler. This register can help indexing into a branch table to quickly jump to the corresponding interrupt service routine. VECTOR [6:2]: Interrupt Vector 0 = no interrupt occurs 1 ~ 31 = representing the interrupt channel that is active, enabled, and having the highest priority [0] Reserved Reserved AIC Interrupt Source Number Register (AIC_ISNR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_ISNR 31 0 23 0 15 0 7 0 0xFFF8_2110 30 0 22 0 14 0 6 0 29 0 21 0 13 0 5 0 R Interrupt Source Number Register 28 0 20 0 12 0 4 27 0 19 0 11 0 3 26 0 18 0 10 0 2 IRQID 25 0 17 0 9 0 1 0x0000_0000 24 0 16 0 8 0 0 BITS DESCRIPTIONS [31:5] Reserved Reserved The purpose of this register is to record the interrupt channel number that is active, enabled, and has the highest priority. [4:0] IRQID IRQID [4:0]: IRQ Identification Stands for the interrupt channel number - 307 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG AIC Interrupt Mask Register (AIC_IMR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_IMR 31 IM31 23 IM23 15 IM15 7 IM7 BITS 0xFFF8_2114 30 IM30 22 IM22 14 IM14 6 IM6 29 R Interrupt Mask Register 28 IM28 20 IM20 12 IM12 4 IM4 27 IM27 19 IM19 11 IM11 3 IM3 DESCRIPTIONS 0x0000_0000 26 IM26 18 IM18 10 IM10 2 IM2 25 IM25 17 IM17 9 IM9 1 IM1 24 IM24 16 IM16 8 IM8 0 RESERVED IM29 21 IM21 13 IM13 5 IM5 [31:1] IM x IMx: Interrupt Mask This bit determines whether the corresponding interrupt channel is enabled or disabled. Every interrupt channel can be active no matter whether it is enabled or disabled. If an interrupt channel is enabled, it does not definitely mean it is active. Every interrupt channel can be authorized by the AIC only when it is both active and enabled. 0 = Corresponding interrupt channel is disabled 1 = Corresponding interrupt channel is enabled Reserved [0] Reserved AIC Output Interrupt Status Register (AIC_OISR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_OISR 0xFFF8_2118 R Output Interrupt Status Register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 IRQ 24 16 8 0 FIQ RESERVED RESERVED RESERVED RESERVED - 308 - W90N745CD/W90N745CDG The AIC classifies the interrupt into FIQ and IRQ. This register indicates whether the asserted interrupt is FIQ or IRQ. If both IRQ and FIQ are equal to 0, it means there is no interrupt occurred. BITS DESCRIPTIONS [31:2] Reserved Reserved IRQ [1]: Interrupt Request [1] IRQ 0 = nIRQ line is inactive. 1 = nIRQ line is active. FIQ [0]: Fast Interrupt Request [0] FIQ 0 = nFIQ line is inactive. 1 = nFIQ line is active AIC Mask Enable Command Register (AIC_MECR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_MECR 31 MEC31 23 MEC23 15 MEC15 7 MEC7 0xFFF8_2120 30 MEC30 22 MEC22 14 MEC14 6 MEC6 29 W Mask Enable Command Register 28 MEC28 20 MEC20 12 MEC12 4 MEC4 27 MEC27 19 MEC19 11 MEC11 3 MEC3 26 MEC26 18 MEC18 10 MEC10 2 MEC2 25 MEC25 17 MEC17 9 MEC9 1 MEC1 Undefined 24 MEC24 16 MEC16 8 MEC8 0 RESERVED MEC29 21 MEC21 13 MEC13 5 MEC5 BITS DESCRIPTIONS MEC x: Mask Enable Command [31:1] MEC x 0 = No effect 1 = Enables the corresponding interrupt channel [0] Reserved Reserved - 309 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG AIC Mask Disable Command Register (AIC_MDCR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_MDCR 31 MDC31 23 MDC23 15 MDC15 7 MDC7 0xFFF8_2124 30 MDC30 22 MDC22 14 MDC14 6 MDC6 29 W Mask Disable Command Register 28 MDC28 20 MDC20 12 MDC12 4 MDC4 27 MDC27 19 MDC19 11 MDC11 3 MDC3 26 MDC26 18 MDC18 10 MDC10 2 MDC2 25 MDC25 17 MDC17 9 MDC9 1 MDC1 Undefined 24 MDC24 16 MDC16 8 MDC8 0 RESERVED MDC29 21 MDC21 13 MDC13 5 MDC5 BITS DESCRIPTIONS MDC x: Mask Disable Command [31:1] MDCx 0 = No effect 1 = Disables the corresponding interrupt channel [0] Reserved Reserved AIC Source Set Command Register (AIC_SSCR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_SSCR 31 SSC31 23 SSC23 15 SSC15 7 SSC7 0xFFF8_2128 30 SSC30 22 SSC22 14 SSC14 6 SSC6 29 W Source Set Command Register 28 SSC28 20 SSC20 12 SSC12 4 SSC4 27 SSC27 19 SSC19 11 SSC11 3 SSC3 26 SSC26 18 SSC18 10 SSC10 2 SSC2 25 SSC25 17 SSC17 9 SSC9 1 SSC1 Undefined 24 SSC24 16 SSC16 8 SSC8 0 RESERVED SSC29 21 SSC21 13 SSC13 5 SSC5 - 310 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:1] SSCx When the W90N745 is under debugging or verification, software can activate any interrupt channel by setting the corresponding bit in this register. This feature is useful in hardware verification or software debugging. SSCx: Source Set Command 0 = No effect. 1 = Activates the corresponding interrupt channel [0] Reserved Reserved AIC Source Clear Command Register (AIC_SCCR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_SCCR 31 SCC31 23 SCC23 15 SCC15 7 SCC7 0xFFF8_212C 30 SCC30 22 SCC22 14 SCC14 6 SCC6 29 W Source Clear Command Register 28 SCC28 20 SCC20 12 SCC12 4 SCC4 27 SCC27 19 SCC19 11 SCC11 3 SCC3 26 SCC26 18 SCC18 10 SCC10 2 SCC2 25 SCC25 17 SCC17 9 SCC9 1 SCC1 Undefined 24 SCC24 16 SCC16 8 SCC8 0 RESERVED SCC29 21 SCC21 13 SCC13 5 SCC5 BITS DESCRIPTIONS [31:1] SCCx When the W90N745 is under debugging or verification, software can deactivate any interrupt channel by setting the corresponding bit in this register. This feature is useful in hardware verification or software debugging. SCCx: Source Clear Command 0 = No effect. 1 = Deactivates the corresponding interrupt channels [0] Reserved Reserved - 311 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG AIC End of Service Command Register (AIC_EOSCR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_EOSCR 0xFFF8_2130 W End of Service Command Register Undefined 31 --23 --15 --7 --- 30 --22 --14 --6 --- 29 --21 --13 --5 --- 28 --20 --12 --4 --- 27 --19 --11 --3 --- 26 --18 --10 --2 --- 25 --17 --9 --1 --- 24 --16 --8 --0 --- BITS DESCRIPTIONS [31:0] EOSCR This register is used by the interrupt service routine to indicate that it is completely served. Thus, the interrupt handler can write any value to this register to indicate the end of its interrupt service. AIC ICE/Debug Register (AIC_TEST) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_TEST 0xFFF8_2200 W ICE/Debug mode Register Undefined 31 30 29 28 27 26 25 24 RESERVED 23 22 21 20 19 18 17 16 RESERVED 15 14 13 12 11 10 9 8 RESERVED 7 6 5 4 RESERVED 3 2 1 0 TEST - 312 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:1] Reserved Reserved This register indicates whether AIC_IPER will be cleared or not after been read. If bit0 of AIC_TEST has been set, ICE or debug monitor can read AIC_IPER for verification and the AIC_IPER will not be cleared automatically. Write access to the AIC_IPER will perform the interrupt stacking in this mode. TEST: ICE/Debug mode 0 = normal mode. 1 = ICE/Debug mode. [0] TEST - 313 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.13 General-Purpose Input/Output The General-Purpose Input/Output (GPIO) module possesses 31 pins and serves multiple function purposes. Each port can be configured by software to meet various system configurations and design requirements. Software must configure each pin before starting the main program. If a pin is not used for multiplexed functions, the pin can be configured as I/O port Two extended interrupts nIRQ2 (GPIO0 pin) and nIRQ3 (nWAIT pin) are used the same interrupt request (channel #31) of AIC. It can be programmed as low/high sensitive or positive/negative edge triggered. When interrupt #31 assert in AIC, software can poll XISTATUS status register to identify which interrupt occur. These 31 IO pins are divided into 7 groups according to its peripheral interface definition. Port0: 5-pin input/output port Port1: 2-pin input/output port Port2: 10-pin input/output port Port3: Reserved Port4: 1-pin input/output port Port5: 13-pin input/output port Port6: Reserved Table 6.13.1 GPIO multiplexed functions table PORT0 0 1 2 3 4 PORT1 0 1 PORT2 0 1 2 3 GPIO20 GPIO21 GPIO22 GPIO23 GPIO18 GPIO19 PHY_RXERR PHY_CRSDV PHY_RXD[0] PHY_RXD[1] GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 Configurable Pin Functions AC97_nRESET (IS_MCLK) AC97_DATAI (IS_DATAI) AC97_DATAO (IS_DATAO) AC97_SYNC (IS_LRCLK) AC97_BITCLK (IS_BITCLK) nIRQ2 PWM0 PWM1 PWM2 PWM3 USBPWREN DTR3 DSR3 TXD3 RXD3 need updated Configuration Pin Functions nXDACK nXDREQ Configuration Pin Functions KPCOL0 KPCOL1 KPCOL2 KPCOL3 - - 314 - W90N745CD/W90N745CDG Table 6.13.1 GPIO multiplexed functions table, continued 4 5 6 7 8 9 PORT3 GPIO24 GPIO25 GPIO26 GPIO27 GPIO28 GPIO29 PHY_REFCLK PHY_TXEN PHY_TXD[0] PHY_TXD[1] PHY_MDIO PHY_MDC KPCOL4 KPCOL5 KPCOL6 KPCOL7 KPROW0 KPROW1 - Configuration Pin Functions RESERVED PORT4 0 PORT5 0 1 2 3 4 5 6 7 8 9 10 11 12 PORT6 GPIO30 GPIO5 GPIO6 GPIO7 GPIO8 GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14 GPIO15 GPIO16 GP1O17 nWAIT Configuration Pin Functions nIRQ3 Configuration Pin Functions TXD0 RXD0 TXD1 RXD1 TXD2 CTS1 RXD2 RTS1 SCL0 SFRM SDA0 SSPTXD SCL1 SCLK SDA1 SSPRXD nWDOG USBPWREN nIRQ0 nIRQ1 USBOVRCUR Configuration Pin Function PS2CLK PS2DATA TIMER0 TIMER1 KPROW3 KPROW2 - RESERVED - 315 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.13.1 GPIO Register Description REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_CFG0 GPIO_DIR0 GPIO_DATAOUT0 GPIO_DATAIN0 GPIO_CFG1 GPIO_DIR1 GPIO_DATAOUT1 GPIO_DATAIN1 GPIO_CFG2 GPIO_DIR2 GPIO_DATAOUT2 GPIO_DATAIN2 GPIO_CFG4 GPIO_DIR4 GPIO_DATAOUT4 GPIO_DATAIN4 GPIO_CFG5 GPIO_DIR5 GPIO_DATAOUT5 0xFFF8_3000 0xFFF8_3004 0xFFF8_3008 0xFFF8_300C 0xFFF8_3010 0xFFF8_3014 0xFFF8_3018 0xFFF8_301C 0xFFF8_3020 0xFFF8_3024 0xFFF8_3028 0xFFF8_302C 0xFFF8_3040 0xFFF8_3044 0xFFF8_3048 0xFFF8_304C 0xFFF8_3050 0xFFF8_3054 0xFFF8_3058 R/W R/W R/W R R/W R/W R/W R R/W R/W R/W R R/W R/W R/W R R/W R/W R/W GPIO Port0 Configuration Register GPIO Port0 Direction Control Register GPIO Port0 Data Output Register GPIO Port0 Data Input Register GPIO port1 configuration register GPIO port1 direction control register GPIO port1 data output register GPIO port1 data input register GPIO Port2 Configuration Register GPIO Port2 Direction Control Register GPIO Port2 Data Output Register GPIO Port2 Data Input Register GPIO Port4 Configuration Register GPIO Port4 Direction Control Register GPIO Port4 Data Output Register GPIO Port4 Data Input Register GPIO Port5 Configuration Register GPIO Port5 Direction Control Register GPIO Port5 Data Output Register 0x0000_0000 0x0000_0000 0x0000_0000 0xXXXX_XXXX 0x0000_0000 0x0000_0000 0x0000_0000 0xXXXX_XXXX 0x0000_0000 0x0000_0000 0x0000_0000 0xXXXX_XXXX 0x0015_5555 0x0000_0000 0x0000_0000 0xXXXX_XXXX 0x0000_0000 0x0000_0000 0x0000_0000 - 316 - W90N745CD/W90N745CDG GPIO Register Description, continued. REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DATAIN5 GPIO_DBNCECON GPIO_XICFG GPIO_XISTATUS 0xFFF8_305C 0xFFF8_3070 0xFFF8_3074 0xFFF8_3078 R R/W R/W R/W GPIO Port5 Data Input Register GPIO Input Debounce Control Register Extend Interrupt Configure Register Extend Interrupt Status Register 0xXXXX_XXXX 0x0000_0000 0xXXXX_XXX0 0xXXXX_XXX0 6.13.2 GPIO Register Description GPIO Port0 Configuration Register (GPIO_CFG0) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_CFG0 0xFFF8_3000 R/W GPIO port0 configuration register 0x0000_0000 31 23 15 7 PT0CFG3 30 22 14 6 29 21 13 5 PT0CFG2 28 20 12 4 27 19 11 3 PT0CFG1 26 18 10 2 25 17 9 PT0CFG4 1 PT0CFG0 24 16 8 0 RESERVED RESERVED RESERVED PT0CFG0 11 NAME TYPE NAME 10 TYPE NAME 01 TYPE NAME 00 TYPE AC97RESET PORT0_0 USB_PWREN O nIRQ2 I or ISMCLK O GPIO0 I/O PT0CFG1 NAME 11 TYPE NAME 10 TYPE NAME 01 TYPE NAME 00 TYPE AC97DATAI PORT0_1 DTR3 O PWM0 O or ISDATAI O GPIO1 I/O - 317 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued PT0CFG2 NAME 11 TYPE NAME 10 TYPE NAME 01 TYPE NAME 00 TYPE AC97DATAO PORT0_2 DSR3 I PWM1 O or ISDATAO O GPIO2 I/O PT0CFG3 NAME 11 TYPE NAME 10 TYPE NAME 01 TYPE NAME 00 TYPE AC97SYNC PORT0_3 TXD3 O PWM2 O or ISLRCLK O GPIO3 I/O PT0CFG4 NAME 11 TYPE NAME 10 TYPE NAME 01 TYPE NAME 00 TYPE AC97BITCLK PORT0_4 RXD3 O PWM3 O or ISBITCLK I GPIO4 O I/O GPIO Port0 Direction Register (GPIO_DIR0) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DIR0 0xFFF8_3004 R/W GPIO port0 in/out direction control and pull-up enable register 0x0000_0000 31 23 15 7 30 22 14 6 RESERVED 29 21 13 5 28 20 12 4 27 19 11 3 26 18 10 2 OMDEN0[4:0] 25 17 9 1 24 16 8 0 RESERVED RESERVED RESERVED PUPEN0[3:0] - 318 - W90N745CD/W90N745CDG BITS DESCRIPTION [31:20] RESERVED [19:16] PUPEN0 GPIO3 -GPIO0 port pin internal pull-up resister enable There are 4 bits for this register, the corresponding bit is set to "1" will enable pull-up resister on IO pin. 1 = enable 0 = disable After power on the pull-up resisters are disabled. NOTE: GPIO4 is used as AC97 BITCLK input, an IO pad with Schmitt trigger input buffer PDB04SDGZ is implemented for this pin. Due to TSMC IO library without pull-up register, an external pull-up resister is necessary. GPIO4 ~GPIO0 output mode enable 1 = output mode 0 = input mode NOTE: Output mode enable bits are valid only when bit PT0CFG4-0 is configured as general purpose I/O mode. Each port pin can be enabled individually by setting the corresponding control bit. [15:5] RESERVED [4:0] OMDEN0 GPIO Port0 Data Output Register (GPIO_DATAOUT0) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DATAOUT0 31 23 15 7 30 22 14 6 0xFFF8_3008 29 21 13 5 R/W 28 20 12 4 GPIO port0 data output register 27 19 11 3 26 18 10 2 DATAOUT0 DESCRIPTION 0x0000_0000 25 17 9 1 24 16 8 0 RESERVED RESERVED RESERVED RESERVED BITS [31:5] [4:0] RESERVED DATAOUT0 PORT0 data output value Writing data to this register will reflect the data value on the corresponding port0 pin when it is configured as general purpose output pin. And writing data to reserved bits is not effective. - 319 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG GPIO Port0 Data Input Register (GPIO_DATAIN0) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DATAIN0 31 23 15 7 30 22 14 6 0xFFF8_300C 29 21 13 5 R/W 28 20 12 4 GPIO port0 data input register 27 19 11 3 26 18 10 2 DATAIN0 DESCRIPTION 0xXXXX_XXXX 25 17 9 1 24 16 8 0 RESERVED RESERVED RESERVED RESERVED BITS [31:5] [4:0] RESERVED DATAIN0 PORT0 data input value The DATAIN0 indicates the status of each GPIO0~GPIO4 port pin regardless of its operation mode. The reserved bits will be read as "0". GPIO Port1 Configuration Register (GPIO_CFG1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_CFG1 31 23 15 7 30 22 14 6 0xFFF8_3010 29 21 13 5 R/W 28 20 12 4 GPIO port1 configuration register 27 19 11 3 PT1CFG1 26 18 10 2 25 17 9 1 0x0000_0000 24 16 8 0 PT1CFG0 RESERVED RESERVED RESERVED RESERVED - 320 - W90N745CD/W90N745CDG *In the following pin definition, mark with shading is default function. PT1CFG0 NAME 11 TYPE 10 NAME TYPE 01 NAME TYPE NAME 00 TYPE PORT1_0 - - - nXDACK O GPIO18 I/O PT1CFG1 NAME 11 TYPE 10 NAME TYPE 01 NAME TYPE NAME 00 TYPE PORT1_1 - - - nXDREQ I GPIO19 I/O GPIO Port1 Direction Register (GPIO_DIR1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DIR1 0xFFF8_3014 R/W GPIO port0 in/out direction control and pull-up enable register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 RESERVED RESERVED RESERVED RESERVED OMDEN1[1:0] PUPEN1[1:0] BITS DESCRIPTION [31:18] RESERVED GPIO19 ~ GPIO18 port pins internal pull-up resister enable This is a 2-bit registers, set corresponding bit to "1" will enable pull up resister in IO pin. 1 = enable 0 = disable After power on the resisters are disabled. - [17:16] PUPEN1 [15:2] RESERVED - 321 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. [1:0] OMDEN1 GPIO19 ~ GPIO18 output mode enable 1 = enable 0 = disable NOTE: Output mode enable bits are valid only when bit PT1CFG1-0 is configured as general purpose I/O mode. Each port pin can be enabled individually by setting the corresponding control bit. GPIO Port1 Data Output Register (GPIO_DATAOUT1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DATAOUT1 31 23 15 7 30 22 14 6 0xFFF8_3018 29 21 13 5 R/W 28 20 12 4 GPIO port1 data output register 27 26 18 10 2 25 17 9 1 0x0000_0000 24 16 8 0 RESERVED 19 RESERVED 11 RESERVED 3 RESERVED BITS DESCRIPTION DATAOUT1[1:0] [31:2] RESERVED PORT1 data output value Writing data to this register will reflect the data value on the corresponding port1 pin when it is configured as general purpose output pin. And writing data to reserved bits is not effective. [1:0] DATAOUT1 GPIO Port1 Data Input Register (GPIO_DATAIN1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DATAIN1 0xFFF8_301C R/W GPIO port1 data input register 0xXXXX_XXXX - 322 - W90N745CD/W90N745CDG 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 RESERVED 19 RESERVED 11 RESERVED 3 26 18 10 2 25 17 9 1 24 16 8 0 RESERVED DATAIN1[1:0] BITS DESCRIPTION [31:2] [1:0] RESERVED DATAIN1 Port1 input data register The DATAIN1 indicates the status of each GPIO19~GPIO18 pin regardless of its operation mode. The reserved bits are read as 0s. GPIO Port2 Configuration Register (GPIO_CFG2) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_CFG2 0xFFF8_3020 R/W GPIO port2 configuration register 0x0000_0000 31 23 15 PT2CFG7 7 PT2CFG3 30 22 14 6 29 21 13 PT2CFG6 5 PT2CFG2 28 20 12 4 27 19 PT2CFG9 11 PT2CFG5 3 PT2CFG1 26 18 10 2 25 17 PT2CFG8 9 PT2CFG4 1 PT2CFG0 24 16 8 0 RESERVED RESERVED *In the following pin definition, mark with shading is default function. PT2CFG0 PORT2_0 11 Name Type RESERVED 10 Name KPCOL0 Type I 01 Name PHY_RXERR Type I 00 Name GPIO20 Type I/O - 323 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 11 Name Type RESERVED 11 Name Type RESERVED 11 Name Type RESERVED 11 Name Type RESERVED 11 Name Type RESERVED 11 Name Type RESERVED 11 Name Type RESERVED 11 Name Type RESERVED 11 Name Type RESERVED 10 Name KPCOL1 10 Name KPCOL2 10 Name KPCOL3 10 Name KPCOL4 10 Name KPCOL5 10 Name KPCOL6 10 Name KPCOL7 10 Name KPROW0 10 Name KPROW1 Type O Type O Type I Type I Type I Type I Type I Type I Type I 01 Name PHY_CRSDV 01 Name PHY_RXD[0] 01 Name PHY_RXD[1] 01 Name PHY_REFCLK 01 Name PHY_TXEN 01 Name PHY_TXD[0] 01 Name PHY_TXD[1] 01 Name PHY_MDIO 01 Name PHY_MDC Type O Type I/O Type O Type O Type O Type I Type I Type I Type I 00 Name GPIO21 00 Name GPIO22 00 Name GPIO23 00 Name GPIO24 00 Name GPIO25 00 Name GPIO26 00 Name GPIO27 00 Name GPIO28 00 Name GPIO29 Type I/O Type I/O Type I/O Type I/O Type I/O Type I/O Type I/O Type I/O Type I/O PT2CFG1 PORT2_1 PT2CFG2 PORT2_2 PT2CFG3 PORT2_3 PT2CFG4 PORT2_4 PT2CFG5 PORT2_5 PT2CFG6 PORT2_6 PT2CFG7 PORT2_7 PT2CFG8 PORT2_8 PT2CFG9 PORT2_9 - 324 - W90N745CD/W90N745CDG GPIO Port2 Direction Register (GPIO_DIR2) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DIR2 0xFFF8_3024 R/W GPIO port2 in/out direction control and pull-up enable register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 RESERVED PUPEN2[7:0] RESERVED OMDEN2[7:0] PUPEN2[9:8] OMDEN2[9:8] BITS DESCRIPTION [31:26] RESERVED GPIO29 ~ GPIO20 port pin internal pull-up resister enable There are 10 bits for this register, the corresponding bit is set to "1" will enable pull-up resister on IO pin. 1 = enable 0 = disable After power on, the registers are disabled. GPIO19 ~ GPIO20 output mode enable 1 = output mode 0 = input mode NOTE: Output mode enable bits are valid only when bit PT2CFG9-0 is configured as general purpose I/O mode. Each port pin can be enabled individually by setting the corresponding control bit. [25:16] PUPEN2 [15:10] RESERVED [9:0] OMDEN2 - 325 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG PGPIO Port2 Data Output Register (GPIO_DATAOUT2) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DATAOUT2 0xFFF8_3028 R/W GPIO port2 data output register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 RESERVED 19 RESERVED 11 3 26 18 10 2 25 17 9 1 24 16 8 0 RESERVED DATAOUT2[7:0] DATAOUT2[9:8] BITS DESCRIPTION [31:10] RESERVED PORT2 data output value Writing data to this register will reflect the data value on the corresponding port2 pin when it is configured as general purpose output pin. And writing data to reserved bits is not effective. [9:0] DATAOUT2 GPIO Port2 Data Input Register (GPIO_DATAIN2) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DATAIN2 0xFFF8_302C R/W GPIO port2 data input register 0xXXXX_XXXX 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 RESERVED RESERVED RESERVED DATAIN2[7:0] DATAIN2[9:8] - 326 - W90N745CD/W90N745CDG BITS DESCRIPTION [31:10] RESERVED Port2 input data register The DATAIN2 indicates the status of each GPIO18~GPIO27 pin regardless of its operation mode. The reserved bits will be read as 0s. [9:0] DATAIN2 GPIO Port4 Configuration Register (GPIO_CFG4) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_CFG4 0xFFF8_3040 R/W GPIO port4 configuration register 0x0015_5555 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 24 16 8 0 RESERVED RESERVED PT4CFG10 RESERVED RESERVED *In the following pin definition, mark with shading is default function. 11 NAME TYPE NAME 10 TYPE NAME 01 TYPE NAME 00 TYPE RESERVED PT4CFG10 PORT4_10 RESERVED nIRQ3 I nWAIT I GPIO28 I/O - 327 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG GPIO Port4 Direction Register (GPIO_DIR4) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DIR4 0xFFF8_3044 R/W GPIO port4 in/out direction control and pull-up enable register 0x0000_0000 31 30 29 RESERVED 28 27 26 PUPEN4[ 10] 25 24 RESERVED 17 9 16 8 23 15 22 14 21 13 RESERVED 20 12 19 11 18 10 OMDEN4 [10] RESERVED RESERVED 1 0 7 6 5 4 RESERVED 3 2 BITS DESCRIPTION [31:27] RESERVED GPIO28 pin internal pull-up resister enable There is 1 bit for this register, the bit is set to "1" will enable pull-up resister on IO pin. 1 = enable 0 = disable After power on the pull-up resister is disabled GPIO28 output mode enable 1 = enable 0 = disable [26] PUPEN4 [25:11] RESERVED [10] OMDEN4 NOTE: Output mode enable bits are valid only when bit PT4CFG10 is configured as general purpose I/O mode. Each port pin can be enabled individually by setting the corresponding control bit. [9:0] RESERVED - - 328 - W90N745CD/W90N745CDG GPIO Port4 Data Output Register (GPIO_DATAOUT4) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DATAOUT4 0xFFF8_3048 R/W GPIO port4 data output register 0x0000_0000 31 23 15 30 22 14 29 21 13 RESERVED 28 20 12 27 RESERVED 19 RESERVED 11 26 18 10 DATAOUT4[10 ] 25 17 9 24 16 8 RESERVED 1 0 7 6 5 4 3 RESERVED 2 BITS DESCRIPTION [31:11] RESERVED PORT4 data output value Writing data to this register will reflect the data value on the corresponding port4 pin when it is configured as general purpose output pin. And writing data to reserved bits is not effective. - [10] DATAOUT4 [9:0] RESERVED GPIO Port4 Data Input Register (GPIO_DATAIN4) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DATAIN4 0xFFF8_304C R/W GPIO port4 data input register 0xXXXX_XXXX 31 23 15 7 30 22 14 6 29 21 13 RESERVED 5 28 20 12 4 27 RESERVED 19 RESERVED 11 3 RESERVED 26 18 10 DATAIN4[10] 2 25 17 9 1 24 16 8 0 RESERVED - 329 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTION [31:11] [10:0] [9:0] RESERVED DATAIN4 RESERVED Port4 input data register The DATAIN4 indicates the status of GPIO28 pin regardless of its operation mode. The reserved bits will be read as 0s - GPIO Port5 Configuration Register (GPIO_CFG5) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_CFG5 0xFFF8_3050 R/W GPIO port5 configuration register 0x0000_0000 31 23 15 PT5CFG7 7 PT5CFG3 30 22 14 6 29 21 13 PT5CFG6 5 PT5CFG2 28 20 12 4 27 19 PT5CFG9 11 PT5CFG5 3 PT5CFG1 26 18 10 2 25 17 PT5CFG8 9 PT5CFG4 1 PT5CFG0 24 16 8 0 RESERVED PT5CFG11 PT5CFG10 PT5CFG12 *In the following pin definition, mark with shading is default function. PT5CFG0 PORT5_0 11 Name Type Name RESERVED 11 Name Type Name RESERVED 11 Name Type Name RESERVED 10 Type Name TXD0 01 Type Name RXD0 01 Type Name TXD1 Type O Name GPIO7 Type I Name GPIO6 00 Type I/O RESERVED 10 RESERVED 10 RESERVED 01 Type O Name GPIO5 00 Type I/O 00 Type I/O PT5CFG1 PORT5_1 PT5CFG2 PORT5_2 - 330 - W90N745CD/W90N745CDG 11 Name Type Name RESERVED 11 Name PS2CLK 11 Name PS2DATA 11 Name TIMER0 11 Name TIMER1 Type O Name SSPTX D 10 Type O Name SSPSCLK 10 Type O Name SSPRXD 10 Type Name USBPWREN Type O Name nWDOG Type I/O Name SDA1 01 Type O Name GPIO15 Type O Name SCL1 01 Type I/O Name GPIO14 00 Type I/O Type O Name SFRM 10 Type O Name SDA0 Type I/O Name RTS1 10 Type O Name SCL0 01 Type I/O Name GPIO12 Type O Name CTS1 10 Type IO Name RXD2 01 Type I/O Name GPIO11 00 Type I/O 10 Type Name RXD1 01 Type I Name TXD2 01 Type I Name GPIO10 00 Type I/O Type IO Name GPIO9 00 Type I/O RESERVED 10 01 Type I Name GPIO8 00 Type I/O 00 Type I/O PT5CFG3 PORT5_3 PT5CFG4 PORT5_4 Continued PT5CFG5 PORT5_5 PT5CFG6 PORT5_6 PT5CFG7 PORT5_7 PT5CFG8 PORT5_8 11 Name KPROW2 11 Name KPROW3 11 Name RESERVED 01 Type I/O Name 00 Type I/O GPIO13 00 Type I/O PT5CFG9 PORT5_9 PT5CFG10 PORT5_10 - 331 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG PT5CFG11 PORT5_11 11 Name Type Name RESERVED 11 Name Type RESERVED 10 Type Name nIRQ0 RESERVED 10 Name USBOVCUR Type I Name nIRQ1 01 Type I 01 Type I Name Name 00 Type I/O GPIO16 00 Type I/O GPIO17 PT5CFG12 PORT5_12 GPIO Port5 Direction Register (GPIO_DIR5) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DIR5 0xFFF8_3054 R/W GPIO port5 in/out direction control and pull-up enable register 28 20 PUPEN5[7:0] 12 4 27 19 11 3 26 PUPEN5[12:8] 18 10 OMDEN5[12:8] 2 25 17 9 1 0x0000_0000 31 23 15 7 30 RESERVED 22 14 RESERVED 6 29 21 13 5 24 16 8 0 OMDEN5[7:0] BITS DESCRIPTION [31:29] RESERVED [28:16] PUPEN5 GPIO17 ~ GPIO5 port pin internal pull-up resister enable There are 13 bits for this register, the corresponding bit is set to "1" will enable pull-up resister on IO pin. 1 = enable 0 = disable After power on the pull-up resisters are disable. GPIO17 ~ GPIO5 output mode enable 1 = output mode 0 = input mode NOTE: Output mode enable bits are valid only when bit PT5CFG12-0 is configured as general purpose I/O mode. Each port pin can be enabled individually by setting the corresponding control bit. [15:13] RESERVED [12:0] OUTEN5 - 332 - W90N745CD/W90N745CDG GPIO Port5 Data Output Register (GPIO_DATAOUT5) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DATAOUT5 31 30 0xFFF8_3058 29 R/W 28 GPIO port5 data output register 27 26 25 0x0000_0000 24 RESERVED 23 22 21 20 RESERVED 15 14 RESERVED 7 6 5 4 3 13 12 11 10 DATAOUT5[12:8] 2 1 0 9 8 19 18 17 16 DATAOUT5[7:0] BITS DESCRIPTION [31:13] RESERVED PORT5 data output value Writing data to this register will reflect the data value on the corresponding port5 pin when it is configured as general purpose output pin. And writing data to reserved bits is not effective. [12:0] DATAOUT5 GPIO Port5 Data Input Register (GPIO_DATAIN5) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DATAIN5 0xFFF8_305C R/W GPIO port5 data input register 0xXXXX_XXXX 31 23 15 7 30 22 14 RESERVED 6 29 21 13 5 28 RESERVED 20 RESERVED 12 4 27 19 11 3 26 18 10 DATAIN5[12:8] 2 25 17 9 1 24 16 8 0 DATAIN5[7:0] - 333 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTION [31:13] RESERVED Port5 input data register The DATAIN5 indicates the status of each GPIO17~GPIO5 pin regardless of its operation mode. The reserved bits will be read as 0s. [12:0] DATAIN5 GPIO Debounce Control Register (GPIO_DBNCECON) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_DBNCECON 0xFFF8_3070 R/W GPIO debounce control register 0xXXXX_XX00 31 30 29 28 27 RESERVED 26 25 24 23 22 21 20 19 RESERVED 18 17 16 15 14 13 12 11 RESERVED 10 9 8 7 RESERVED 6 5 DBCLKSEL 4 3 2 1 DBEN1 0 DBEN0 RESERVED BITS DESCRIPTION [31:7] RESERVED Debounce Clock Selection These 3 bits are used to select the clock rate for de-bouncer circuit. The relationship between the system clock HCLK and the de-bounce clock TCLK_BUN is as follows: TCLK_BUN = HCLK / 2DBCLKSEL Debounce circuit enable for GPIO17 (nIRQ1) 1 = enable 0 = disable Debounce circuit enable for GPIO16 (nIRQ0) [6:4] DBCLKSEL [3:2] [1] RESERVED DBEN1 [0] DBEN0 1 = enable 0 = disable - 334 - W90N745CD/W90N745CDG GPIO Interrupt Configuration Register (GPIO_XICFG) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_XICFG 31 30 0xFFF8_3074 29 R/W 28 Extend interrupt configure register 27 26 0xXXXX_XX00 25 24 RESERVED 23 22 21 20 19 18 17 16 RESERVED 15 14 13 12 11 10 9 8 RESERVED 7 EnIRQ3 BITS 6 DBE3 5 ISTYPE3 4 3 EnIRQ2 DESCRIPTION 2 DBE2 1 ISTYPE2 0 [31:8] RESERVED Enable nIRQ3 Setting this bit 1 to enable nIRQ3. 1 = Enable nIRQ3 [7] EnIRQ3 0 = Disable nIRQ3 The AIC interrupt channel 31 is reserved for nIRQ3 and nIRQ2 (wired-OR), if this bit is set and nIRQ3 occur, then it will send an interrupt request signal into AIC module. Debounce circuit enable for nIRQ3 (alternative function of nWAIT pin) The nIRQ3 shares the same debounce circuit with nIRQ[3:0], software can configure debounce sampling time in GPIO_DEBNCE control register. DBE3 function is the same as DBE0 in GPIO_DBENCE register. 1 = Enable debounce 0 = Disable debounce nIRQ3 source type ISTYPE3 Interrupt Source Type LOW level sensitive HIGH level sensitive Negative edge triggered Positive edge triggered 2'b00 [6] DBE3 [5:4] ISTYPE3 2'b01 2'b10 2'b11 - 335 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued BITS DESCRIPTION [3] EnIRQ2 Enable nIRQ2 Setting this bit 1 to enable nIRQ2 1 = Enable nIRQ2 0 = Disable nIRQ2 The AIC interrupt channel 31 is reserved for nIRQ3 and nIRQ2 (wire-OR), if this bit is set and nIRQ2 occur, then it will send an interrupt request signal into AIC module. Debounce circuit enable for nIRQ2 (alternative function of GPIO0 pin) 1 = Enable debounce 0 = Disable debounce The nIRQ2 shares the same debounce circuit with nIRQ[1:0], software can configure debounce sampling time in GPIO_DEBNCE control register. DBE2 function is the same as DBE0 in GPIO_DBENCE register. nIRQ2 source type ISTYPE2 2'b00 2'b01 2'b10 2'b11 Interrupt Source Type LOW level sensitive HIGH level sensitive Negative edge triggered Positive edge triggered [2] DBE2 [1:0] ISTYPE2 - 336 - W90N745CD/W90N745CDG GPIO Interrupt Status Register (GPIO_XISTATUS) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_XISTATUS 31 23 15 7 30 22 14 6 0xFFF8_3078 29 21 13 5 R/W 28 20 12 4 Extend interrupt status register 27 19 11 3 26 18 10 2 25 17 9 1 0xXXXX_XX00 24 16 8 0 nIRQ2 RESERVED RESERVED RESERVED RESERVED nIRQ3 BITS DESCRIPTION [31:2] RESERVED Interrupt 3 status When interrupt input is detected with ISTYPE3 triggered condition, this flag will be set. It must be cleared by software. 1 = interrupt nIRQ3 is detected. 0 = No interrupt Interrupt 2 status When interrupt input is detected with ISTYPE2 triggered condition, this flag will be set. It must be cleared by software. 1 = interrupt nIRQ2 is detected. 0 = no interrupt [1] nIRQ3 [0] nIRQ2 - 337 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.14 I2C Interface I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The I2C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously. Serial, 8-bit oriented bi-directional data transfers can be made up to 100 kbit/s in Standard-mode, up to 400 kbit/s in the Fast-mode, or up to 3.4 Mbit/s in the High-speed mode. Only 100kbps and 400kbps modes are supported directly. For High-speed mode special IOs are needed. If these IOs are available and used, then High-speed mode is also supported. Data is transferred between a Master and a Slave synchronously to SCL on the SDA line on a byteby-byte basis. Each data byte is 8 bits long. There is one SCL clock pulse for each data bit with the MSB being transmitted first. An acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP). 2 The I C Master Core includes the following features: * AMBA APB interface compatible * Compatible with Philips I2C standard, support master mode * Multi Master Operation * Clock stretching and wait state generation * Provide multi-byte transmit operation, up to 4 bytes can be transmitted in a single transfer * Software programmable acknowledge bit * Arbitration lost interrupt, with automatic transfer cancellation * Start/Stop/Repeated Start/Acknowledge generation * Start/Stop/Repeated Start detection * Bus busy detection * Supports 7 bit addressing mode * Fully static synchronous design with one clock domain * Software mode I2C - 338 - W90N745CD/W90N745CDG 6.14.1 I2C Protocol Normally, a standard communication consists of four parts: 1) START or Repeated START signal generation 2) Slave address transfer 3) Data transfer 4) STOP signal generation SCL 1 2 7 8 9 1 2 3-7 8 9 P SDA S or Sr A6 A5 A4 - A1 A0 R/W ACK D7 D6 D5 - D1 D0 NACK ACK MSB LSB MSB LSB P or Sr Sr Figure 6.14.1 Data transfer on the I2C-bus S SLAVE ADDRESS R/W A DATA A DATA A/A P '0'(write) from master to slave from slave to master data transfer (n bytes + acknowledge) A = acknowledge (SDA low) A = not acknowledge (SDA high) S = START condition P = STOP condition A master-transmitter addressing a slave receiver with a 7-bit address The transfer direction is not changed S SLAVE ADDRESS R/W A DATA A DATA A P '1'(read) data transfer (n bytes + acknowledge) A master reads a slave immediately after the first byte (address) - 339 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG START or Repeated START signal When the bus is free/idle, meaning no master device is engaging the bus (both SCL and SDA lines are high), a master can initiate a transfer by sending a START signal. A START signal, usually referred to as the S-bit, is defined as a HIGH to LOW transition on the SDA line while SCL is HIGH. The START signal denotes the beginning of a new data transfer. A Repeated START (Sr) is a START signal without first generating a STOP signal. The master uses this method to communicate with another slave or the same slave in a different transfer direction (e.g. from writing to a device to reading from a device) without releasing the bus. The I2C core generates a START signal when the START bit in the Command Register (CMDR) is set and the READ or WRITE bits are also set. Depending on the current status of the SCL line, a START or Repeated START is generated. STOP signal The master can terminate the communication by generating a STOP signal. A STOP signal, usually referred to as the P-bit, is defined as a LOW to HIGH transition on the SDA line while SCL is HIGH. SCL SDA START condition STOP condition START and STOP conditions Slave Address Transfer The first byte of data transferred by the master immediately after the START signal is the slave address. This is a 7-bits calling address followed by a RW bit. The RW bit signals the slave the data transfer direction. No two slaves in the system can have the same address. Only the slave with an address that matches the one transmitted by the master will respond by returning an acknowledge bit by pulling the SDA low at the 9th SCL clock cycle. The core treats a Slave Address Transfer as any other write action. Store the slave device's address in the Transmit Register (TxR) and set the WRITE bit. The core will then transfer the slave address on the bus. MSB A6 A5 A4 A3 A2 A1 A0 LSB R/W slave address The first byte after the START procedure - 340 - W90N745CD/W90N745CDG Data Transfer Once successful slave addressing has been achieved, the data transfer can proceed on a byte-bybyte basis in the direction specified by the RW bit sent by the master. Each transferred byte is followed by an acknowledge bit on the 9th SCL clock cycle. If the slave signals a Not Acknowledge (NACK), the master can generate a STOP signal to abort the data transfer or generate a Repeated START signal and start a new transfer cycle. If the master, as the receiving device, does Not Acknowledge (NACK) the slave, the slave releases the SDA line for the master to generate a STOP or Repeated START signal. To write data to a slave, store the data to be transmitted in the Transmit Register (TxR) and set the WRITE bit. To read data from a slave, set the READ bit. During a transfer the core set the I2C_TIP flag, indicating that a Transfer is In Progress. When the transfer is done the I2C_TIP flag is cleared, the IF flag set if enabled, then an interrupt generated. The Receive Register (RxR) contains valid data after the IF flag has been set. The software may issue a new write or read command when the I2C_TIP flag is cleared. SCL SDA data line stable; data valid change of data allowed Bit transfer on the I2C-bus clock pulse for acknowledgement SCL FROM MASTER 1 2 8 9 DATA OUTPUT BY TRANSMITTER not acknowledge DATA OUTPUT BY RECEIVER S START condition acknowledge Acknowledge on the I2C-bus - 341 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.14.2 I2C Serial Interface Control Registers Map R: read only, W: write only, R/W: both read and write NOTE1: The reset value of I2C_WR0/1 is 0x3F only when SCR, SDR and SER are connected to pull high resistor. REGISTER ADDRESS R/W 2 DESCRIPTION RESET VALUE I C Interface 0 I C_CSR0 I C_DIVIDER0 I2C_CMDR0 I C_SWR0 I C_RxR0 I C_TxR0 I2C_CSR1 I C_DIVIDER1 I C_CMDR1 I2C_SWR1 I2C_RxR1 I C_TxR1 2 2 2 2 2 2 2 2 0xFFF8_6000 0xFFF8_6004 0xFFF8_6008 0xFFF8_600C 0xFFF8_6010 0xFFF8_6014 0xFFF8_6100 0xFFF8_6104 0xFFF8_6108 0xFFF8_610C 0xFFF8_6110 0xFFF8_6114 R/W R/W R/W R/W R R/W R/W R/W R/W R/W R R/W I C0 Control and Status Register I C0 Clock Prescale Register I2C0 Command Register I C0 Software Mode Control Register I C0 Data Receive Register I C0 Data Transmit Register I2C Interface 1 I2C1 Control and Status Register I C1 Clock Prescale Register I C1 Command Register I2C1 Software Mode Control Register I2C1 Data Receive Register I C1 Data Transmit Register 2 2 2 2 2 2 2 2 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_003F 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_003F 0x0000_0000 0x0000_0000 I2C Control and Status Register 0/1 (I2C_CSR0/1) REGISTER ADDRESS R/W 2 DESCRIPTION RESET VALUE I C_CSR0 I2C_CSR1 31 2 0xFFF8_6000 R/W I C Control and Status Register 0 0xFFF8_6100 R/W I2C Control and Status Register 1 30 29 28 27 Reserved 26 25 0x0000_0000 0x0000_0000 24 23 22 21 20 19 Reserved 18 17 16 15 14 Reserved 13 12 11 I2C_RxACK 10 I2C_BUSY 2 IF 9 I2C_AL 1 IE 8 I2C_TIP 0 I2C_EN 7 Reserved 6 5 Tx_NUM 4 3 Reserved - 342 - W90N745CD/W90N745CDG BITS DESCRIPTIONS [31:12] [11] Reserved I C_RxAC K 2 Reserved Received Acknowledge From Slave (Read only) This flag represents acknowledge from the addressed slave. 0 = Acknowledge received (ACK). 1 = Not acknowledge received (NACK). I2C Bus Busy (Read only) 0 = After STOP signal detected. 1 = After START signal detected. Arbitration Lost (Read only) This bit is set when the I2C core lost arbitration. Arbitration is lost when: A STOP signal is detected, but no requested. The master drives SDA high, but SDA is low. Transfer In Progress (Read only) 0 = Transfer complete. 1 = Transferring data. NOTE: When a transfer is in progress, you will not allow writing to any register of the I2C master core except SWR. Transmit Byte Counts These two bits represent how many bytes are remained to transmit. When a byte has been transmitted, the Tx_NUM will decrease 1 until all bytes are transmitted (Tx_NUM = 0x0) or NACK received from slave. Then the interrupt signal will assert if IE was set. 0x0 = Only one byte is left for transmission. 0x1 = Two bytes are left to for transmission. 0x2 = Three bytes are left for transmission. 0x3 = Four bytes are left for transmission. Reserved Interrupt Flag The Interrupt Flag is set when: Transfer has been completed. Transfer has not been completed, but slave responded NACK (in multi-byte transmit mode). Arbitration is lost. NOTE: This bit is read only, but can be cleared by writing 1 to this bit. Interrupt Enable 0 = Disable I2C Interrupt. 1 = Enable I2C Interrupt. I2C Core Enable 0 = Disable I2C core, serial bus outputs are controlled by SDW/SCW. 1 = Enable I2C core, serial bus outputs are controlled by I2C core. [10] I C_BUSY 2 [9] I C_AL 2 [8] I2C_TIP [5:4] Tx_NUM [3] Reserved [2] IF [1] IE [0] I2C_EN - 343 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG I2C Prescale Register 0/1 (I2C_DIVIDER 0 /1) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE I C_DIVIDER0 I C_DIVIDER1 2 2 0xFFF8_6004 0xFFF8_6104 R/W R/W I C Clock Prescale Register 0 I C Clock Prescale Register 1 2 2 0x0000_0000 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 11 10 9 8 DIVIDER[15:8] 7 6 5 4 3 2 1 0 DIVIDER[7:0] BITS DESCRIPTIONS Clock Prescale Register It is used to prescale the SCL clock line. Due to the structure of the I2C interface, the core uses a 5*SCL clock internally. The prescale register must be programmed to this 5*SCL frequency (minus 1). Change the value of the prescale register only when the "I2C_EN" bit is cleared. Example: pclk = 32MHz, desired SCL = 100KHz [15:0] DIVIDER prescale = 32 MHz - 1 = 63 ( dec ) = 3 F ( hex ) 5 100 KHz - 344 - W90N745CD/W90N745CDG I2C Command Register 0/1 (I2C_CMDR 0/1) REGISTER ADDRESS R/W 2 DESCRIPTION RESET VALUE I C_CMDR0 I2C_CMDR1 2 0xFFF8_6008 R/W I C Command Register 0 0xFFF8_6108 R/W I2C Command Register 1 0x0000_0000 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 Reserved 5 4 START 2 3 STOP 2 READ 1 WRITE 0 ACK NOTE: Software can write this register only when I C_EN = 1. BITS DESCRIPTIONS [31:5] [4] [3] [2] [1] Reserved START STOP READ WRITE Reserved Generate Start Condition Generate (repeated) start condition on I2C bus. Generate Stop Condition Generate stop condition on I2C bus. Read Data From Slave Retrieve data from slave. Write Data To Slave Transmit data to slave. Send Acknowledge To Slave When I2C behaves as a receiver, sent ACK (ACK = `0') or NACK (ACK = `1') to slave. [0] ACK NOTE: The START, STOP, READ and WRITE bits are cleared automatically while transfer finished. READ and WRITE cannot be set concurrently. - 345 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG I2C Software Mode Register 0/1(I2C_SWR 0/1) REGISTER ADDRESS R/W 2 DESCRIPTION RESET VALUE I C_SWR0 I2C_SWR1 2 0xFFF8_600C 0xFFF8_610C R/W I C Software Mode Control Register 0 R/W I2C Software Mode Control Register 1 0x0000_003F 0x0000_003F 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 Reserved 6 5 Reserved 2 4 SDR 3 SCR 2 Reserved 1 SDW 2 0 SCW Note: This register is used as software mode of I C. Software can read/write this register no matter I C_EN is 0 or 1. But SCL 2 and SDA are controlled by software only when I C_EN = 0. BITS DESCRIPTIONS [31:6] [5] [4] Reserved Reserved SDR Reserved Reserved Serial Interface SDA Status (Read only) 0 = SDA is Low. 1 = SDA is High. Serial Interface SCK Status (Read only) 0 = SCL is Low. 1 = SCL is High. Reserved Serial Interface SDA Output Control 0 = SDA pin is driven Low. 1 = SDA pin is tri-state. Serial Interface SCK Output Control 0 = SCL pin is driven Low. 1 = SCL pin is tri-state. [3] [2] [1] SCR Reserved SDW [0] SCW - 346 - W90N745CD/W90N745CDG I2C Data Receive Register 0/1 (I2C_RxR 0/1) REGISTER OFFSET R/W DESCRIPTION RESET VALUE I C_RXR0 I2C_RXR1 31 2 0xFFF8_6010 0xFFF8_6110 30 29 R R I C Data Receive Register 0 I2C Data Receive Register 1 28 Reserved 27 26 25 2 0x0000_0000 0x0000_0000 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 5 4 Rx [7:0] 3 2 1 0 BITS DESCRIPTIONS [31:8] [7:0] Reserved Rx Reserved Data Receive Register The last byte received via I2C bus will put on this register. The I2C core only used 8-bit receive buffer. - 347 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG I2C Data Transmit Register 0/1 (I2C_TxR 0/1) REGISTER ADDRESS R/W 2 DESCRIPTION RESET VALUE I C_TXR0 I2C_TXR1 31 2 0xFFF8_6014 R/W I C Data Transmit Register 0xFFF8_6114 R/W I2C Data Transmit Register 30 29 28 Tx [31:24] 27 26 25 0x0000_0000 0x0000_0000 24 23 22 21 20 Tx [23:16] 19 18 17 16 15 14 13 12 Tx [15:8] 11 10 9 8 7 6 5 4 Tx [7:0] 3 2 1 0 BITS DESCRIPTIONS Data Transmit Register The I2C core used 32-bit transmit buffer and provide multi-byte transmit function. Set CSR[Tx_NUM] to a value that you want to transmit. I2C core will always issue a transfer from the highest byte first. For example, if CSR[Tx_NUM] = 0x3, Tx[31:24] will be transmitted first, then Tx[23:16], and so on. [31:0] Tx In case of a data transfer, all bits will be treated as data. In case of a slave address transfer, the first 7 bits will be treated as 7bit address and the LSB represent the R/W bit. In this case, LSB = 1, reading from slave LSB = 0, writing to slave - 348 - W90N745CD/W90N745CDG 6.15 Universal Serial Interface The USI is a synchronous serial interface performs a serial-to-parallel conversion on data characters received from the peripheral, and a parallel-to-serial conversion on data characters received from CPU. It can generate an interrupt signal when data transfer is finished and can be cleared by writing 1 to the interrupt flag. The active level of device/slave select signal can be chosen to low active or high active, which depends on the peripheral it's connected. Writing a divisor into DIVIDER register can program the frequency of serial clock output. This master core contains four 32-bit transmit/receive buffers, and can provide burst mode operation. The maximum bits can be transmitted/received is 32 bits, and can transmit/receive data up to four times successive. The USI (Microwire/SPI) Master Core includes the following features: * AMBA APB interface compatible * Support USI (Microwire/SPI) master mode * Full duplex synchronous serial data transfer * Variable length of transfer word up to 32 bits * Provide burst mode operation, transmit/receive can be executed up to four times in one transfer * MSB or LSB first data transfer * Rx and Tx on both rising or falling edge of serial clock independently * 1 slave/device select lines * Fully static synchronous design with one clock domain - 349 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.15.1 USI Timing Diagram The timing diagram of USI is shown as following. mw_ss_o mw_sclk_o MSB (Tx[7]) MSB (Rx[7]) LSB (Tx[0]) LSB (Rx[0]) mw_so_o Tx[6] Tx[5] Tx[4] Tx[3] Tx[2] Tx[1] mw_si_i Rx[6] Rx[5] Rx[4] Rx[3] Rx[2] Rx[1] CNTRL[LSB]=0, CNTRL[Tx_NUM]=0x0, CNTRL[Tx_BIT_LEN]=0x08, CNTRL[Tx_NEG]=1, CNTRL[Rx_NEG]=0, SSR[SS_LVL]=0 Figure 6.15.1 USI Timing mw_ss_o mw_sclk_o LSB (Tx[0]) LSB (Rx[0]) MSB (Tx[7]) MSB (Rx[7]) mw_so_o Tx[1] Tx[2] Tx[3] Tx[4] Tx[5] Tx[6] mw_si_i Rx[1] Rx[2] Rx[3] Rx[4] Rx[5] Rx[6] CNTRL[LSB]=1, CNTRL[Tx_NUM]=0x0, CNTRL[Tx_BIT_LEN]=0x08, CNTRL[Tx_NEG]=0, CNTRL[Rx_NEG]=1, SSR[SS_LVL]=0 Figure 6.15.2 Alternate Phase SCLK Clock Timing - 350 - W90N745CD/W90N745CDG 6.15.2 USI Registers Map R: read only, W: write only, R/W: both read and write REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USI_CNTRL USI_DIVIDER USI_SSR Reserved USI_Rx0 USI_Rx1 USI_Rx2 USI_Rx3 USI_Tx0 USI_Tx1 USI_Tx2 USI_Tx3 0xFFF8_6200 0xFFF8_6204 0xFFF8_6208 0xFFF8_620C 0xFFF8_6210 0xFFF8_6214 0xFFF8_6218 0xFFF8_621C 0xFFF8_6210 0xFFF8_6214 0xFFF8_6218 0xFFF8_621C R/W R/W R/W N/A R R R R W W W W Control and Status Register Clock Divider Register Slave Select Register Reserved Data Receive Register 0 Data Receive Register 1 Data Receive Register 2 Data Receive Register 3 Data Transmit Register 0 Data Transmit Register 1 Data Transmit Register 2 Data Transmit Register 3 0x0000_0004 0x0000_0000 0x0000_0000 N/A 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 NOTE 1: When software programs CNTRL, the GO_BUSY bit should be written last. - 351 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USI_Control and Status Register (USI_CNTRL) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USI_CNTRL 0xFFF8_6200 R/W USI Control and Status Register 0x0000_0004 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 IE 16 IF 8 Tx_NUM 15 14 SLEEP 13 12 11 Reserved 10 LSB 2 Tx_NEG 9 7 6 5 Tx_BIT_LEN 4 3 1 Rx_NEG 0 GO_BUSY BITS DESCRIPTIONS [31:18] [17] Reserved IE Reserved Interrupt Enable 0 = Disable USI Interrupt. 1 = Enable USI Interrupt. Interrupt Flag 0 = It indicates that the transfer dose not finish yet. 1 = It indicates that the transfer is done. The interrupt flag is set if it was enable. NOTE: This bit is read only, but can be cleared by writing 1 to this bit. Suspend Interval These four bits provide the configuration of suspend interval between two successive transmit/receive in a transfer. The default value is 0x0. When CNTRL [Tx_NUM] = 00, setting this field has no effect on transfer. The desired interval is obtained according to the following equation (from the last falling edge of current sclk to the first rising edge of next sclk): (CNTRL[SLEEP] + 2)*period of SCLK SLEEP = 0x0 ... 2 SCLK clock cycle SLEEP = 0x1 ... 3 SCLK clock cycle ...... SLEEP = 0xe ... 16 SCLK clock cycle SLEEP = 0xf ... 17 SCLK clock cycle [16] IF [15:12] SLEEP - 352 - W90N745CD/W90N745CDG Continued BITS DESCRIPTIONS [11] Reserved Reserved Send LSB First 0 = The MSB is transmitted/received first (which bit in TxX/RxX register that is depends on the Tx_BIT_LEN field in the CNTRL register). 1 = The LSB is sent first on the line (bit TxX[0]), and the first bit received from the line will be put in the LSB position in the Rx register (bit RxX[0]). Transmit/Receive Numbers This field specifies how many transmit/receive numbers should be executed in one transfer. 00 = Only one transmit/receive will be executed in one transfer. 01 = Two successive transmit/receive will be executed in one transfer. 10 = Three successive transmit/receive will be executed in one transfer. 11 = Four successive transmit/receive will be executed in one transfer. Transmit Bit Length This field specifies how many bits are transmitted in one transmit/receive. Up to 32 bits can be transmitted. Tx_BIT_LEN = 0x01 ... 1 bit Tx_BIT_LEN = 0x02 ... 2 bits ...... Tx_BIT_LEN = 0x1f ... 31 bits Tx_BIT_LEN = 0x00 ... 32 bits Transmit On Negative Edge 0 = The mw_so_o signal is changed on the rising edge of mw_sclk_o. 1 = The mw_so_o signal is changed on the falling edge of mw_sclk_o. Receive On Negative Edge 0 = The mw_si_i signal is latched on the rising edge of mw_sclk_o. 1 = The mw_si_i signal is latched on the falling edge of mw_sclk_o. Go and Busy Status 0 = Writing 0 to this bit has no effect. 1 = Writing 1 to this bit starts the transfer. This bit remains set during the transfer and is automatically cleared after transfer finished. NOTE: All registers should be set before writing 1 to the GO_BUSY bit in the CNTRL register. When a transfer is in progress, writing to any register of the USI(Microwire/SPI) master core has no effect. [10] LSB [9:8] Tx_NUM [7:3] Tx_BIT_LEN [2] Tx_NEG [1] Rx_NEG [0] GO_BUSY - 353 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USI Divider Register (USI_DIVIDER) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USI_Divider 0xFFF8_6204 R/W USI Clock Divider Register 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 11 10 9 8 DIVIDER[15:8] 7 6 5 4 3 2 1 0 DIVIDER[7:0] BITS DESCRIPTIONS Clock Divider Register The value in this field is the frequency divider of the system clock pclk to generate the serial clock on the output mw_sclk_o. The desired frequency is obtained according to the following equation: [15:0] DIVIDER f sclk = (DIVIDER + 1)* 2 f pclk NOTE: Suggest DIVIDER should be at least 1. - 354 - W90N745CD/W90N745CDG USI Slave Select Register (USI_SSR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USI_SSR 0xFFF8_6208 R/W USI Slave Select Register 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 Reserved 5 4 3 ASS 2 SS_LVL 1 SSR[1:0] 0 BITS DESCRIPTIONS [3] ASS Automatic Slave Select 0 = If this bit is cleared, slave select signals are asserted and deasserted by setting and clearing related bits in SSR register. 1 = If this bit is set, mw_ss_o signals are generated automatically. It means that device/slave select signal, which is set in SSR register is asserted by the USI controller when transmit/receive is started by setting CNTRL[GO_BUSY], and is de-asserted after every transmit/receive is finished. Slave Select Active Level It defines the active level of device/slave select signal (mw_ss_o). 0 = The mw_ss_o slave select signal is active Low. 1 = The mw_ss_o slave select signal is active High. Slave Select Register If SSR[ASS] bit is cleared, writing 1 to any bit location of this field sets the proper mw_ss_o line to an active state and writing 0 sets the line back to inactive state. If SSR[ASS] bit is set, writing 1 to any bit location of this field will select appropriate mw_ss_o line to be automatically driven to active state for the duration of the transmit/receive, and will be driven to inactive state for the rest of the time. (The active level of mw_ss_o is specified in SSR[SS_LVL]). NOTE: This interface can only drive one device/slave at a given time. Therefore, the slave select of the selected device must be set to its active level before starting any read or write transfer. [2] SS_LVL [1:0] SSR - 355 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USI Data Receive Register 0/1/2/3 (USI_Rx0/1/2/3) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USI_RX0 USI_RX1 USI_RX2 USI_RX3 0xFFF8_6210 0xFFF8_6214 0xFFF8_6218 0xFFF8_621C R R R R USI Data Receive Register 0 USI Data Receive Register 1 USI Data Receive Register 2 USI Data Receive Register 3 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 31 30 29 28 Rx [31:24] 27 26 25 24 23 22 21 20 Rx [23:16] 19 18 17 16 15 14 13 12 Rx [15:8] 11 10 9 8 7 6 5 4 Rx [7:0] 3 2 1 0 BITS DESCRIPTIONS Data Receive Register The Data Receive Registers hold the value of received data of the last executed transfer. Valid bits depend on the transmit bit length field in the CNTRL register. For example, if CNTRL[Tx_BIT_LEN] is set to 0x08 and CNTRL[Tx_NUM] is set to 0x0, bit Rx0[7:0] holds the received data. NOTE: The Data Receive Registers are read only registers. A Write to these registers will actually modify the Data Transmit Registers because those registers share the same FFs. [31:0] Rx - 356 - W90N745CD/W90N745CDG Data Transmit Register 0/1/2/3 (Tx0/1/2/3) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USI_TX0 USI_TX1 USI_TX2 USI_TX3 0xFFF8_6210 0xFFF8_6214 0xFFF8_6218 0xFFF8_621C W W W W USI Data Transmit Register 0 USI Data Transmit Register 1 USI Data Transmit Register 2 USI Data Transmit Register 3 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 31 30 29 28 Tx [31:24] 27 26 25 24 23 22 21 20 Tx [23:16] 19 18 17 16 15 14 13 12 Tx [15:8] 11 10 9 8 7 6 5 4 Tx [7:0] 3 2 1 0 BITS DESCRIPTIONS Data Transmit Register The Data Transmit Registers hold the data to be transmitted in the next transfer. Valid bits depend on the transmit bit length field in the CNTRL register. For example, if CNTRL[Tx_BIT_LEN] is set to 0x08 and the CNTRL[Tx_NUM] is set to 0x0, the bit Tx0[7:0] will be transmitted in next transfer. If CNTRL[Tx_BIT_LEN] is set to 0x00 and CNTRL[Tx_NUM] is set to 0x3, the core will perform four 32-bit transmit/receive successive using the same setting (the order is Tx0[31:0], Tx1[31:0], Tx2[31:0], Tx3[31:0]). NOTE: The RxX and TxX registers share the same flip-flops, which means that what is received from the input data line in one transfer will be transmitted on the output data line in the next transfer if no write access to the TxX register is executed between the transfers. [31:0] Tx - 357 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.16 PWM The W90N745 have 4 channels PWM timers. They can be divided into two groups. Each group has 1 Prescaler, 1 clock divider, 2 clock selectors, 2 16-bit counters, 2 16-bit comparators, 1 Dead-Zone generator. They are all driven by PCLK (80 MHz). Each channel can be used as a timer and issue interrupt independently. Two channels PWM timers in one group share the same prescaler. Clock divider provides each channel with 5 clock sources (1, 1/2, 1/4, 1/8, 1/16). Each channel receives its own clock signal from clock divider which receives clock from 8-bit prescaler. The 16-bit counter in each channel receive clock signal from clock selector and can be used to handle one PWM period. The 16-bit comparator compares number in counter with threshold number in register loaded previously to generate PWM duty cycle. The clock signal from clock divider is called PWM clock. Dead-Zone generator utilize PWM clock as clock source. Once Dead-Zone generator is enabled, output of two PWM timer in one group is blocked. Two output pin are all used as Dead-Zone generator output signal to control off-chip power device. To prevent PWM driving output pin with unsteady waveform, 16-bit counter and 16-bit comparator are implemented with double buffering feature. User can feel free to write data to counter buffer register and comparator buffer register without generating glitch. When 16-bit down counter reaches zero, the interrupt request is generated to inform CPU that time is up. When counter reaches zero, if counter is set as toggle mode, it is reloaded automatically and start to generate next cycle. User can set counter as one-shot mode instead of toggle mode. If counter is set as one-shot mode, counter will stop and generate one interrupt request when it reaches zero. The value of comparator is used for pulse width modulation. The counter control logic changes the output level when down-counter value matches the value of compare register. The PWM timer features are shown as below: Two 8-bit prescalers and two clock dividers Four clock selectors Four 16-bit counters and four 16-bit comparators Two Dead-Zone generator - 358 - W90N745CD/W90N745CDG 6.16.1 PWM Double Buffering and Reload Automatically W90N745 PWM Timers have a double buffering function, enabling the reload value changed for next timer operation without stopping current timer operation. Although new timer value is set, current timer operation still operate successfully. The counter value can be written into PWM_CNR0, PWM_CNR1, PWM_CNR2, PWM_CNR3 and current counter value can be read from PWM_PDR0, PWM_PDR1, PWM_PDR2, PWM_PDR3. The auto-reload operation copies from PWM_CNR0, PWM_CNR1, PWM_CNR2, PWM_CNR3 to down-counter when down-counter reaches zero. If PWM_CNR0~3 are set as zero, counter will be halt when counter count to zero. If auto-reload bit is set as zero, counter will be stopped immediately. 6.16.2 Modulate Duty Ratio The double buffering function allows CMR written at any point in current cycle. The loaded value will take effect from next cycle. - 359 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.16.3 Dead Zone Generator W90N745 PWM is implemented with Dead Zone generator. They are built for power device protection. This function enables generation of a programmable time gap at the rising of PWM output waveform. User can program PWM_PPR [31:24] and PWM_PPR [23:16] to determine the Dead Zone interval. Dead zone generator operation PWM_out1 PWM_out1_n PWM_out1_DZ PWM_out1_n_DZ Dead zone interval 6.16.4 PWM Timer Start Procedure 1. Setup clock selector (PWM_CSR) 2. Setup prescaler & dead zone interval (PWM_PPR) 3. Setup inverter on/off, dead zone generator on/off, toggle mode /one-shot mode, and PWM timer off. (PWM_PCR) 4. Setup comparator register (PWM_CMR) 5. Setup counter register (PWM_CNR) 6. Setup interrupt enable register (PWM_PIER) 7. Enable PWM timer (PWM_PCR) 6.16.5 PWM Timer Stop Procedure Method 1 : Set 16-bit down counter(PWM_CNR) as 0, and monitor PWM_PDR. When PWM_PDR reaches to 0, disable PWM timer (PWM_PCR). (Recommended) Method 2 : Set 16-bit down counter(PWM_CNR) as 0. When interrupt request happen, disable PWM timer (PWM_PCR). (Recommended) Method 3 : Disable PWM timer directly (PWM_PCR). (Not recommended) - 360 - W90N745CD/W90N745CDG 6.16.6 PWM Register Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PWM_PPR PWM_CSR PWM_PCR PWM_CNR0 PWM_CMR0 PWM_PDR0 PWM_CNR1 PWM_CMR1 PWM_PDR1 PWM_CNR2 PWM_CMR2 PWM_PDR2 PWM_CNR3 PWM_CMR3 PWM_PDR3 PWM_PIER PWM_PIIR 0xFFF8_7000 0xFFF8_7004 0xFFF8_7008 0xFFF8_700C 0xFFF8_7010 0xFFF8_7014 0xFFF8_7018 0xFFF8_701C 0xFFF8_7020 0xFFF8_7024 0xFFF8_7028 0xFFF8_702C 0xFFF8_7030 0xFFF8_7034 0xFFF8_7038 0xFFF8_703C 0xFFF8_7040 R/W R/W R/W R/W R/W R R/W R/W R R/W R/W R R/W R/W R R/W R/C PWM Prescaler Register PWM Clock Select Register PWM Control Register PWM Counter Register 0 PWM Comparator Register 0 PWM Data Register 0 PWM Counter Register 1 PWM Comparator Register 1 PWM Data Register 1 PWM Counter Register 2 PWM Comparator Register 2 PWM Data Register 2 PWM Counter Register 3 PWM Comparator Register 3 PWM Data Register 3 PWM Interrupt Enable Register PWM Interrupt Indication Register 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 - 361 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG PWM Prescaler Register (PWM_PPR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PWM_PPR 0xFFF8_7000 R/W PWM Prescaler Register 0x0000_0000 31 30 29 28 DZI1 27 26 25 24 23 22 21 20 DZI0 19 18 17 16 15 14 13 12 CP1 11 10 9 8 7 6 5 4 CP0 3 2 1 0 BITS DESCRIPTIONS [31:24] DZI1 DZI1: Dead zone interval register 1, these 8-bit determine dead zone length. The 1 unit time of dead zone length is received from clock selector 2. DZI0: Dead zone interval register 0, these 8-bit determine dead zone length. The 1 unit time of dead zone length is received from clock selector 0. CP1 : Clock prescaler 1 for PWM Timer channel 2 & 3 [23:16] DZI0 [15:8] CP1 Clock input is divided by (CP1 + 1) before it is fed to the counter. 2 & 3 If CP1=0, then the prescaler 1 output clock will be stopped. CP0 : Clock prescaler 0 for PWM Timer channel 0 & 1 [7:0] CP0 Clock input is divided by (CP0 + 1) before it is fed to the counter. 0 & 1 If CP0=0, then the prescaler 0 output clock will be stopped. - 362 - W90N745CD/W90N745CDG PWM Clock Select Register (PWM_CSR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PWM_CSR 0xFFF8_7004 R/W PWM Clock Select Register 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 Reserved 7 Reserved BITS 14 13 CSR3 12 11 Reserved 10 9 CSR2 8 6 5 CSR1 4 3 Reserved DESCRIPTIONS 2 1 CSR0 0 [14:12] [10:8] [6:4] [2:0] CSR3 CSR2 CSR1 CSR0 Select clock input for channel 3 Select clock input for channel 2. Select clock input for channel 1 Select clock input for channel 0 CSR3 INPUT CLOCK DIVIDED BY 000 001 010 011 100 2 4 8 16 1 - 363 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG PWM Control Register (PWM_PCR) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PWM_PCR 0xFFF8_7008 R/W PWM Control Register 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 Reserved 21 20 19 PCR19 18 PCR18 10 PCR10 2 PCR02 17 PCR17 9 PCR09 1 PCR01 16 PCR16 8 PCR08 0 PCR00 15 PCR15 7 PCR07 14 PCR14 6 PCR06 13 PCR13 5 PCR05 12 PCR12 4 PCR04 11 PCR11 3 PCR03 BITS DESCRIPTIONS Channel 3 toggle/one shot mode [19] PCR 19 1 = toggle mode 0 = one shot mode Channel 3 Inverter on/off [18] PCR 18 1 = inverter on 0 = inverter off [17] PCR 17 Reserved Channel 3 enable/disable [16] PCR 16 1 = enable 0 = disable Channel 2 toggle/one shot mode [15] PCR 15 1 = toggle mode 0 = one shot mode Channel 2 Inverter on/off [14] PCR 14 1 = inverter on 0 = inverter off [13] PCR 13 Reserved - 364 - W90N745CD/W90N745CDG Continued BITS DESCRIPTIONS Channel 2 enable/disable [12] PCR 12 1 = enable 0 = disable Channel 1 toggle/one shot mode [11] PCR 11 1 = toggle mode 0 = one shot mode Channel 1 Inverter on/off [10] [09] [08] [07] [06] [05] PCR 10 1 = inverter on 0 = inverter off PCR 09 Reserved Channel 1 enable/disable PCR 08 1 = enable 0 = disable PCR 07 PCR 06 Reserved Reserved Dead-Zone generator 1 enable/disable PCR 05 1 = enable dead-zone generator 0 = disable dead-zone generator Dead-Zone generator 0 enable/disable [04] PCR 04 1 = enable dead-zone generator 0 = disable dead-zone generator Channel 0 toggle/one shot mode [03] PCR 03 1 = toggle mode 0 = one shot mode Channel 0 Inverter on/off [02] [01] [00] PCR 02 1 = inverter on 0 = inverter off PCR 01 Reserved Channel 0 enable/disable PCR 00 1 = enable 0 = disable - 365 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG PWM Counter Register 0/1/2/3 (PWM_CNR0/1/2/3) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PWM_CNR0 PWM_CNR1 PWM_CNR2 PWM_CNR3 0xFFF8_700C 0xFFF8_7018 0xFFF8_7024 0xFFF8_7030 R/W PWM Counter Register 0 R/W PWM Counter Register 1 R/W PWM Counter Register 2 R/W PWM Counter Register 3 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 31 30 29 28 Reserved 27 26 25 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 11 10 9 8 CNRx[15:8] 7 6 5 4 CNRx[7:0] BITS DESCRIPTIONS 3 2 1 0 [31:16] Reserved CNR: PWM counter/timer buffer. Inserted data range: 65535~0. Unit: 1 PWM clock cycle Note 1: One PWM counter countdown interval = CNR + 1.If CNR is loaded as zero, PWM counter will be stopped. Note 2: Programmer can feel free to write data to CNR at any time, and it will be reloaded when PWM counter reaches zero. [15:0] CNRx - 366 - W90N745CD/W90N745CDG PWM Comparator Register 0/1/2/3 (PWM_CMR0/1/2/3) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PWM_CMR0 PWM_CMR1 PWM_CMR2 PWM_CMR3 31 0xFFF8_7010 0xFFF8_701C 0xFFF8_7028 0xFFF8_7034 30 29 R/W PWM Comparator Register 0 R/W PWM Comparator Register 1 R/W PWM Comparator Register 2 R/W PWM Comparator Register 3 28 Reserved 27 26 25 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 11 10 9 8 CMRx[15:8] 7 6 5 4 CMRx[7:0] BITS DESCRIPTIONS 3 2 1 0 [31:16] Reserved CMR: PWM comparator register Inserted data range: 65535~0. CMR is used to determine PWM output duty ratio. Note 1: PWM duty = CMR + 1.If CMR is loaded as zero, PWM duty = 1 Note 2: Programmer can feel free to write data to CMR at any time, and it will be reloaded when PWM counter reaches zero. [15:0] CMRx - 367 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG PWM Data Register 0/1/2/3 (PWM_PDR 0/1/2/3) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PWM_PDR0 PWM_PDR1 PWM_PDR2 PWM_PDR3 31 0xFFF8_7014 0xFFF8_7020 0xFFF8_702C 0xFFF8_7038 30 29 R R R R PWM Data Register 0 PWM Data Register 1 PWM Data Register 2 PWM Data Register 3 28 Reserved 27 26 25 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 11 10 9 8 PDRx[15:8] 7 6 5 4 PDRx[7:0] BITS DESCRIPTIONS 3 2 1 0 [31:16] [15:0] Reserved PDRx PDR: PWM Data register. User can monitor PDR to get current value in 16-bit down counter. - 368 - W90N745CD/W90N745CDG PWM Interrupt Enable Register (PWM_PIER) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PWM_PIER 31 0xFFF8_703C 30 29 R/W PWM Interrupt Enable Register 28 Reserved 27 26 25 0x0000_0000 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 Reserved 5 4 3 PIER3 2 PIER2 1 PIER1 0 PIER0 BITS DESCRIPTIONS [31:4] [3] Reserved PIER3 Enable/Disable PWM counter channel 3 interrupt request 1 = enable 0 = disable Enable/Disable PWM counter channel 2 interrupt request 1 = enable 0 = disable Enable/Disable PWM counter channel 1 interrupt request 1 = enable 0 = disable Enable/Disable PWM counter channel 0 interrupt request 1 = enable 0 = disable [2] PIER2 [1] PIER1 [0] PIER0 - 369 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG PWM Interrupt Indication Register (PWM_PIIR) REGISTER ADDRESS R/W/C DESCRIPTION RESET VALUE PWM_PIIR 31 0xFFF8_7040 30 29 R/C PWM Interrupt Indication Register 28 Reserved 27 26 25 0x0000_0000 24 23 22 21 20 Reserved 19 18 17 16 15 14 13 12 Reserved 11 10 9 8 7 6 Reserved 5 4 3 PIIR3 DESCRIPTIONS 2 PIIR2 1 PIIR1 0 PIIR0 BITS [3] [2] [1] [0] PIIR3 PIIR2 PIIR1 PIIR0 PWM counter channel 3 interrupt flag PWM counter channel 2 interrupt flag PWM counter channel 1 interrupt flag PWM counter channel 0 interrupt flag Note: User can clear each interrupt flag by writing a zero to corresponding bit in PIIR - 370 - W90N745CD/W90N745CDG 6.17 Keypad Interface W90N745 Keypad Interface (KPI) is an APB slave with 4-row scan output and 8-column scan input. KPI scans an array up to 16x8 with an external 4 to 16 decoder. It can also be programmed to scan 8x8 or 4x8 key array. If the 4x8 array is selected then external decoder is not necessary because the scan signals are dived by W90N745 itself. For minimum pin counts application, an auxiliary priority encoder (TTL 74148) can be used to encode 8 columns input to 3 binary code and one indicator flag. Total 8 pins are required to implement 16x8 key scan. Any 1 or 2 keys in the array that pressed are debounced and encoded. The keypad controller scan key matrix from ROW0 COL 0 1 2 .... 7, ROW1 COL 0 1 2... 7 till to ROW 16 (or ROW 8 or ROW 4) COL 0 0 1 .... 7. If more than 2 keys are pressed, only the keys or apparent keys in the array with the lowest address will be decoded. KPI also supports 2-keys scan interrupt and specified 3-keys interrupt or chip reset. If the 3 pressed keys matches with the 3 keys defined in KPI3KCONF, it will generate an interrupt or chip reset to nWDOG reset output depend on the ENRST setting. The interrupt is generated whenever the scanner detects a key is pressed. The interrupt conditions are 1 key, 2 keys and 3keys. W90N745 provides one keypad connecting interface. The interface is in Ethernet RMII PHY interface 2 and I C interface 2 SDA1, SCL1 (GPIO18-27). Software should set KPSEL bit to "0" in KPICONF register to select MAC PHY interface for connecting keypad matrix. The keypad interface has the following features: maximum 16x8 array programmable debounce time low-power wakeup mode programmable three-key reset - 371 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Figure 6.17.1 W90N745 Keypad Interface 6.17.1 Keypad Interface Register Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE KPICONF KPI3KCONF KPILPCONF KPISTATUS 0xFFF8_8000 0xFFF8_8004 0xFFF8_8008 0xFFF8_800C R/W R/W R/W R/O Keypad Controller Configuration Register Keypad Controller 3-keys Configuration Register Keypad Controller Low Power Configuration Register Keypad Controller Status Register 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 - 372 - W90N745CD/W90N745CDG 6.17.2 Register Description Keypad Controller Configuration Register (KPI_CONF) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE KPICONF 0xFFF8_8000 R/O key pad configuration register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 ENCODE 13 5 28 20 ODEN 12 DBTC 4 PRESCALE 27 19 KPSEL 11 3 26 18 ENKP 10 2 25 17 KSIZE 9 1 24 16 8 0 RESERVED RESERVED BITS DESCRIPTION [31:22] RESERVED Enable Encode Function If an auxiliary 8 to 3 encoder is used to minimize keypad interface pin counts, user can connect encoder data to KPI_COL[2:0] and indicator flag (low active) to KPI_COL[3]. 1 = enable encoder function 0 = default. (8 column inputs) Open Drain Enable If there are more than one key are pressed in the same column, then "short-circuit" will appear between active scan and inactive scan row. Software can set this bit HIGH to enable scan output KPI_ROW[3:0] pins work as "open-drain" to avoid the "short-circuit". 1 = Open drain 0 = push-pull driver Key pad select Software should set this bit to "0" to select MAC PHY interface for connecting keypad matrix. 0 = pin #53~55, #57~60, #62~65 #19 and #20 are used as keypad interface [21] ENCODE [20] ODEN [19] KPSEL - 373 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued BITS DESCRIPTION Key pad scan enable [18] ENKP Setting this bit high enable the key scan function. 1 = enable key pad scan 0 = disable key pad scan Key array size KSIZE [17:16] KSIZE 2'b00 2'b01 2'b1x Key array size 4x8, 3x8, 2x8, 1x8 8x8, 7x8, 6x8, 5x8 16x8, 15x8, 14x8, 13x8, 12x8, 11x8, 10x8, 9x8 Debounce terminal count [15:8] DBTC Debounce counter counts the number of consecutive scans that decoded the same keys. When de-bounce counter counter is equal to terminal count it will generate a key scan interrupt. Row scan cycle pre-scale value This value is used to prescale row scan cycle. The prescale counter is clocked by 0.9375MHz clock. Key array scan time = 1.067us x PRESCALE x16 ROWS [7:0] PRESCALE The following example is the scan time for PRESCALE = 0xFA Tscan_time = 1.067us x 250 x16 = 4.268ms If debounce terminal count = 0x05, key detection interrupt is fired in approximately 21.34ms. The array scan time can range from 17.07us to 1.118 sec. - 374 - W90N745CD/W90N745CDG Figure 6.17.2 Keypad Interface with row decoder and column encoder Keypad Controller 3-keys Configuration Register (KPI3KCONF) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE KPI3KCONF 0xFFF8_8004 W/R three-key register 27 19 11 3 configuration 0x0000_0000 31 23 RESERVED 15 RESERVED 7 RESERVED 30 22 14 6 29 21 K32R 13 K31R 5 K30R 28 20 12 4 26 18 10 2 25 EN3KY 17 K32C 9 K31C 1 K30C 24 ENRST 16 8 0 RESERVED - 375 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG BITS DESCRIPTION [31:26] [25] RESERVED EN3KY Enable three-keys detection Setting this bit enables hardware to detect 3 keys specified by software Enable three-key reset Setting this bit enable hardware reset when three-key is detected. EN3KY 0 1 1 ENRST X 0 1 Function three-key function is disable generate three-key interrupt hardware reset by three-key-reset [24] ENRST [23] [22:19] [18:16] [15] [14:11] [10:8] [7] [6:3] [2:0] RESERVED K32R K32C RESERVED K31R K31C RESERVED K30R K30C The #2 key row address The #2 means the row address and the column address is the highest of the specified 3-kyes. The #2 key column address The #1 key row address The #1 means the row address and the column address is the 2nd of the specified 3-kyes. The #1 key column address The #0 key row address The #0 means the row address and the column address is the lowest of the specified 3-kyes. The #0 key column address Application Note: Due to hardware scan from {row[0], col[0]}, {row[0], col[1]}, ..., to {row[15], col[7]} the {K30R,K30C} should be filled the lowest address of the three-keys. For example, if {2,0} {4,6}, {1,3} keys are defined as three-keys. Software should set {K30R, K30C} = {1, 3}, {K31R, K31C} = {2, 0} and {K32R, K32C} = {4, 6}. - 376 - W90N745CD/W90N745CDG KeyPad Interface Low Power Mode Configuration Register (KPILPCONF) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE KPILPCOF 0xFFF8_8008 W/R Low power configuration register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 28 20 12 LPWCEN 4 27 19 11 3 26 18 10 2 LPWR 25 17 9 1 24 16 WAKE 8 0 RESERVED RESERVED BITS DESCRIPTION [31:17] RESERVED Lower power wakeup enable Setting this bit enables low power wakeup 1 = wakeup enable 0 = not enable Low power wakeup column enable Specify columns for low power wakeup. For example, if user wants to use keys in row N and column 0, 2, 5 to wake up W90N745, then the LPWCEN should be fill 8'b00100101. Low power wakeup row address Define the row address keys used to wakeup. For 16x8 or 8x8 (with 4:16 or 3:8 decoder) keypad key configuration, LPWR means "Hex" code but for 4x8 (without decoder), LPWR means "binary" code. For example, if user wants to use all keys on row 3 of 16x8 keypad to wakeup W90N745, then 0x3 should be fill into this register but for 4x8 keypad it should be filled as 4'b1000. [16] WAKE [15:8] LPWCEN [7:4] RESERVED [3:0] LPWR - 377 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Key Pad Interface Status Register (KPISTATUS) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE KPISTATUS 0xFFF8_800C R/O key pad status register 0x0000_0000 31 23 15 RESERVED 7 RESERVED 30 22 14 6 29 21 INT 13 5 28 RESERVED 20 3KRST 12 KEY1R 4 KEY0R 27 19 PDWAKE 11 3 26 18 3KEY 10 2 25 17 2KEY 9 KEY1C 1 KEY0C 24 16 1KEY 8 0 RESERVED BITS DESCRIPTION [31:22] RESERVED Key interrupt This bit indicates the key scan interrupt is active and that one or two keys have changed status. The interrupt also occur when the three specified keys are detected if ENRST bit in KPI3KFCON is cleared. It will be cleared by hardware automatically when software read KPISTATUS register. 3-Keys reset flag This bit is a record flag for software reference, it will be set after 3keys reset occur. 1 = 3 keys reset 0 = not reset. This bit is cleared while it is read. Power Down Wakeup flag This flag indicates the chip is wakeup from power down by keypad 1 =wakeup up by keypad 0 = not wakeup Specified three-key is detected. This flag indicates specified-three-keys was detected. Software can read this bit to know the keypad interrupt is 3 key or not. [21] INT [20] 3KRST [19] PDWAKE [18] 3KEY - 378 - W90N745CD/W90N745CDG Continued BITS DESCRIPTION Double-key press [17] 2KEY This bit indicates that 2 keys have been detected. Software can read {KEY1R, KEY1C} and {KEY0R, KEY0C} to know which two keys are pressed. Single-key press [16] [15] 1KEY RESERVED This bit indicates that 1 key has been detected. Software can read {KEY0R, KEY0C} to know which key is pressed. KEY1 row address [14:11] KEY1R This value indicates key1 row address. The keypad controller scan keypad matrix from row 0, column0 1 2 .... 7 and then row1 column 0 1 2 7 so the lowest key address will be stored in {KEY0R, KEY0C}. This register stores the 2nd address, if more than one key is pressed. KEY1 column address This value indicates key1 column address.. KEY1 row address This value indicates key0 row address. This value indicates key0 row address. This value indicates key1 row address. The keypad controller scan keypad matrix from row 0, column0 1 2 .... 7 and then row1 col 0 1 2 ... 7 still to row16 (or 8, or 4) column 0 1 2 ..... 7 so the lowest key address will be stored in {KEY0R, KEY0C}. KEY1 column address This value indicates key0 row address. [10:8] [7] KEY1C RESERVED [6:3] KEY0R [2:0] KEY0C - 379 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.18 PS2 Host Interface Controller W90N745 PS2 host controller interface is an APB slave consisted of PS2 protocol. It is used to connect to your IBM keyboard or other device through PS2 interface. For example, the IBM keyboard will sends scan codes to the host controller, and the scan codes will tell your Keyboard Bios what keys you have pressed or released. Besides Scan codes, commands can also be sent to the keyboard from host. The most common commands would be the setting/resetting of the status indicators (i.e. the Num lock, Caps Lock & Scroll Lock LEDs). The PS2 interface implements a bi-directional protocol. The keyboard can send data to the Host and the Host can send data to the Keyboard using two PS2 Clock and PS2 Data lines. Both the PS2 Clock and Data lines are Open Collector bi-directional I/O lines. The Host has the ultimate priority over direction. The keyboard is free to send data to the host when both the PS2 Data and PS2 Clock lines are high (Idle). If the host takes the PS2 Clock line low, the keyboard will buffer any data until the PS2 Clock is released, ie goes high. The transmission of data in the forward direction, ie Keyboard to Host is done with a frame of 11 bits. The first bit is a Start Bit (Logic 0) followed by 8 data bits (LSB First), one Parity Bit (Odd Parity) and a Stop Bit (Logic 1). Each bit should be read on the falling edge of the clock. The Keyboard will generate the clock. The frequency of the clock signal typically ranges from 20 to 30 KHz. The Host to Keyboard Protocol is initiated by taking the PS2 data line low. It is common to take the PS2 Clock line low for more than 60us and then the KBD data line is taken low, while the KBD clock line is released. After that, the keyboard will start generating a clock signal on its PS2 clock line. After the first falling edge has been detected, host will load the first data bit on the PS2 Data line. This bit will be read into the keyboard on the next falling edge, after which host place the next bit of data. This process is repeated for the 8 data bits. It will follow an Odd Parity Bit after the data byte. - 380 - W90N745CD/W90N745CDG 6.18.1 PS2 Host Controller Interface Register Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PS2CMD PS2STS 0xFFF8_9000 0xFFF8_9004 R/W R/W RO RO PS2 Host Controller Command Register PS2 Host Controller Status Register 0x0000_0000 0x0000_0000 PS2SCANCODE 0xFFF8_9008 PS2ASCII 0xFFF8_900C PS2 Host Controller RX Scan Code 0x0000_0000 Register PS2 Host Controller RX ASCII Code 0x0000_0000 Register - 381 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 6.18.2 Register Description PS2 Host Controller Command Register (PS2_CMD) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PS2CMD 0xFFF8_9000 R/W Command register 0x0000_0000 31 23 15 7 30 22 14 6 13 29 21 12 28 20 11 4 PS2CMD 27 19 26 18 10 25 17 9 TRAP_SHIFT 24 16 8 EnCMD 0 RESERVED RESERVED RESERVED 5 3 2 1 BITS DESCRIPTIONS [31:10] RESERVED Trap Shift Key Output to Scan Code Register If the shift key scan code (0x12 0r 0x59) is received by host, software can indicate host whether to update to scan code register or not. No ASCII or SCAN codes will be reported for the shift keys if this bit is set. In this condition, host will only report the shift keys at the RX_shift_key bit of Status register and no interrupt will occur for the shift keys. This is useful for those who wish to use the ASCII data stream and don't want to "manually" filter out the shift key codes. This bit is clear by default. Enable write PS2 Host Controller Commands [9] TRAP_SHIFT [8] EnCMD This bit enables the write function of Host controller comm device. Set this bit will start the write process of PS2CMD cont hardware will automatically clear this bit while write pro finished. PS2 Host Controller Commands [7:0] PS2CMD This command filed is sent by the Host to the Keyboard. Th common command would be the setting/resetting of the Indicators (i.e. the Num lock, Caps Lock & Scroll Lock LEDs). - 382 - W90N745CD/W90N745CDG PS2 Host Controller Status Register (PS2_STS) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PS2STS 0xFFF8_9004 R/W Status register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 5 TX_err 28 20 12 4 TX_IRQ 27 19 11 3 26 18 10 2 RESERVED 25 17 9 1 24 16 8 0 RX_IRQ RESERVED RESERVED RESERVED RESERVED BITS DESCRIPTIONS [31:6] RESERVED This Transmit Error Status bit indicates software that device doesn't response ACK after Host wrote a command to it. [5] TX_err This bit is valid when TX_IRQ is asserted. It will automatically reset after software starts next command writing process. This bit is read only. This Transmit Complete Interrupt bit indicates software that the process of Host controller writing command to device is finished. Software needs to write one to this bit to clear this interrupt. Reserved This Receive Interrupt bit indicates software that Host controller receives one byte data from device. This data is stored at PS2_SCANCODE register. Software needs to write one to this bit to clear this interrupt after reading receiving data in RX_SCAN_CODE register. Note that the reception of the Extend (0xE0) and Release (0xF0) scan code will not cause an interrupt by host. The case of the shift key codes will be determined by the TRAP_SHIFT bit of PS2_CMD register. [4] TX_IRQ [3:1] [0] RX_IRQ - 383 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG PS2 Host Controller RX Scan Code Register (PS2_SCANCODE) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PS2SCANCODE 0xFFFF_9008 R/W PS2 Host RX Scan Code Register 0x0000_0000 31 23 15 7 30 22 14 6 29 21 13 RESERVED 5 28 20 12 4 27 RESERVED 19 RESERVED 11 3 26 18 10 RX_shift_key 25 17 9 1 24 16 8 0 RX_releaseRX_extend 2 RX_SCAN_CODE BITS DESCRIPTIONS [31:11] [10] RESERVED RX_shift_key This Receive Shift Key bit indicates that left or right shift key on the keyboard is hold. This bit is read only and will clear by host when the release shift key codes are received. Receive Released Byte When one key has been released, the keyboard will send F0 (hex) to inform Host controller. This bit indicates software that Host controller receives release byte (F0). This bit is read only and will update when host has received next data byte. Receive Extend Byte A handful of the keys on keyboard are extended keys and thus require two more scan code. These keys are preceded by an E0 (hex). This bit indicates software that Host controller receives extended byte (E0). This bit is read only and will update when host has received next data byte. PS2 Host Controller Received Data Field This field stores the original data content transmitted from device. This filed is valid when RX_IRQ is asserted. Note that host will not report "Extend" or "Release" scan code to this field and not generate interrupt if they are received by host, i.e. 0xE0 and 0xF0. The case of the shift key codes will be determined by the TRAP_SHIFT bit of PS2_CMD register. [9] RX_release [8] RX_extend [7:0] RX_SCAN_CODE - 384 - W90N745CD/W90N745CDG PS2 Host Controller RX ASCII Code Register (PS2_ASCII) REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PS2ASCII 31 23 15 7 0xFFF8_900C 30 22 14 6 R/W 29 21 13 5 PS2 Host RX ASCII Code Register 28 20 12 4 27 19 11 3 26 18 10 2 25 17 9 1 0x0000_0000 24 16 8 0 RESERVED RESERVED RESERVED RX_ASCII_CODE BITS DESCRIPTIONS [31:8] RESERVED PS2 Host Controller Received Data Filed [7:0] RX_ASCII_CODE This field stores the ASCII data content transmitted from device. Therefore, this part translates the scan code into an ASCII value. It will be read as 0x2E when there is no ASCII code mapped to the scan code stored in RX_SCAN_CODE register. This filed is valid when RX_IRQ is asserted. - 385 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 7. ELECTRICAL SPECIFICATIONS 7.1 Absolute Maximum Ratings -40 C ~ +85C -40 C ~ +125C -0.5V ~ 6V -0.5V ~ 1.92V -0.5V ~ 3.6V 100mA 4MHz ~ 30MHz Ambient temperature ............................................................................. Storage temperature ............................................................................ Voltage on any pin ............................................................................... Power supply voltage (Core logic) ............................................................ Power supply voltage (IO Buffer) ............................................................. Injection current (latch-up testing) ......................................................... Crystal Frequency .................................................................................... 7.2 7.2.1 DC Specifications Digital DC Characteristics (Normal test conditions: VDD33/USBVDD = 3.3V+/- 0.3V, VDD18/DVDD18/AVDD18 = 1.8V+/- 0.18V TA = -40 C ~ +85 C SYMBOL unless otherwise specified) PARAMETER CONDITION MIN. MAX. UNIT VDD33/ USBVDD VDD18/ DVDD18/ AVDD18 VIL VIH VT+ VTVOL VOH Power Supply Power Supply Input Low Voltage Input High Voltage Schmitt threshold Schmitt threshold Trigger trigger positive-going negative-going Depend driving Depend driving on on 3.00 1.62 -0.3 2.0 1.47 0.89 2.4 3.60 1.98 0.8 5.5 1.5 0.95 0.4 - V V V V V V V V Output Low Voltage Output High Voltage - 386 - W90N745CD/W90N745CDG Continued. SYMBOL PARAMETER CONDITION MIN. MAX. UNIT ICC1 ICC2 ICCRTC IIH IIL IIHP IILP IIHD IILD 1.8V Supply Current 3.3V Supply Current RTC 1.8V Supply Current Input High Current Input Low Current Input High Current (pull-up) Input Low Current (pull-up) Input High Current (pull-down) Input Low Current (pull-down) FCPU = 80MHz FCPU = 80MHz FRTC 32.768KHZ VIN = 2.4 V VIN = 0.4 V VIN = 2.4 V VIN = 0.4 V VIN = 2.4 V VIN = 0.4 V = -1 -1 -15 -55 25 5 150 60 7 1 1 -10 -25 60 10 mA mA uA A A A A A A Table 7.2.1 TSMC IO DC Characteristics PARAMETER MIN. TYP. MAX. VIL VIH VT VT+ VTII Ioz RPU RPD VOL VOH Input Low Voltage Input High Voltage Threshold point Schmitt trig low to high threshold point Schmitt trig, high to low threshold point Input leakage current @VI= 3.3V or 0V Tri-state output leakage current @Vo =3.3V or 0V Pull-up resister Pull-down resister Output low voltage @IOL(min) Output high voltage @IOH (min) -0.3V 2V 1.46V 1.47V 0.90V 1.59V 1.50V 0.94V 0.8V 5.5V 1.75V 1.50V 0.96V +/- 10uA +/- 10UA 44K 25K 66K 50K 110K 110K 0.4V 2.4V - 387 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Continued. PARAMETER MIN. TYP. MAX. Low level output current @VOL = 0.4V 4mA IOL Low level output current @VOL = 0.4V 8mA Low level output current @VOL = 0.4V 12mA High level output current @VOH = 2.4V 4mA IOH High level output current @VOH = 2.4V 8mA High level output current @VOH = 2.4V 12mA 4.9mA 9.7mA 14.6mA 6.3mA 12.7mA 19.0mA 7.4mA 14.9mA 22.3mA 12.8mA 25.6mA 38.4mA 9.8mA 19.5mA 29.3mA 21.2mA 42.4mA 63.6mA NOTE: The values in this table are copied from TSMC 1P5M IO library tpz937g_240b silicon report. This table is just for reference. More precision DC vaule should refer to Alpha-Test result. 7.2.2 VDI VCM VSE VOL VOH VCRS ZDRV CIN USB Transceiver DC Characteristics PARAMETER CONDITIONS MIN. MAX. UNIT SYMBOL Differential Input Sensitivity Differential Common Mode Range Single Ended Receiver Threshold Static Output Low Voltage Static Output High Voltage Output Signal Crossover Voltage Driver Output Resistance Pin Capacitance DP - DM Includes VDI range RL of 1.5 K to 3.6 V RL of 15 K to VSS Steady state drive 0.2 0.8 0.8 2.8 1.3 28 2.5 2.0 0.3 3.6 2.0 43 20 V V V V V V pF - 388 - W90N745CD/W90N745CDG 7.3 7.3.1 AC Specifications EBI/SDRAM Interface AC Characteristics 1.5V MCLK TDSU TDH D[31:0] 1.5V Iutput Valid SDRAM input to W90P710 MCLK D[31:0] 1.5V TDO 1.5V Output Valid W90P710 write to SDRAM SYMBOL PARAMETER MIN. MAX. UNIT TDSU TDH TDO D [31:0] Setup Time D [31:0] Hold Time D [31:0], A [24:0], nSCS [1:0], SDQM [3:0], CKE, nSWE, nSRAS, nSCAS 2 2 2 7 ns ns ns - 389 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 7.3.2 EBI/(ROM/SRAM/External I/O) AC Characteristics MCLK TNECSO nECS[3:0] TADDO A[21:0] Address Valid TNECSO nOE TNOEO TNOEO TDSU TDH R Data D[31:0] nWAIT TNWASU TNWAH TNWBO TDO D[31:0] Write Data Vaild nWBE[3:0] TNWBO SYMBOL DESCRIPTION MIN MAX UNIT TADDO TNCSO TNOEO TNWBO TDH TDSU TDO TNWASU TNWAH Address Output Delay Time ROM/SRAM/Flash or External I/O Chip Select Delay Time ROM/SRAM or External I/O Bank Output Enable Delay ROM/SRAM or External I/O Bank Write Byte Enable Delay Read Data Hold Time Read Data Setup Time Write Data Output Delay Time (SRAM or External I/O) External Wait Setup Time External Wait Hold Time 2 2 2 2 7 0 2 3 1 7 7 7 7 ns ns ns ns ns ns 7 ns ns ns - 390 - W90N745CD/W90N745CDG 7.3.3 USB Transceiver AC Characteristics Rise Time CL Differential Data Lines 10% CL Full Speed: 4 to 20ns at CL = 50pF 90% 90% 10% Fall Time tR tF Low Speed: 75ns at CL = 50pF, 300ns at CL = 350pF Data Signal Rise and Fall Time USB Transceiver AC Characteristics SYMBOL DESCRIPTION CONDITIONS MIN MAX UNIT TR TF TRFM TDRATE Rise Time Fall Time Rise/Fall Time Matching Full Speed Data Rate CL = 50 pF CL = 50 pF Average bit rate (12 Mb/s 0.25%) 4 4 90 11.97 20 20 110 12.03 ns ns % Mbps 7.3.4 EMC RMII AC Characteristics The signal timing characteristics conforms to the guidelines specified in IEEE Std. 802.3. TFREQ PHY_REFCLK TTXO PHY_TXEN PHY_TXD[1:0] TTXH valid data TDUTY PHY_RXERR PHY_RXD[1:0] PHY_CRSDV TRXS valid data TRXH - 391 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG SYMBOL DESCRIPTION MIN TYP MAX UNIT TFREQ TDUTY TTXO TTXH TRXS TRXH RMII reference clock frequency RMII clock duty Transmit data output delay Transmit data hold time Receive data setup time Receive data hold time 35% 5 2 4 2 50 50% 65% 15 - MHz ns ns ns ns ns PHY_MDC TMDO TMDH PHY_MDIO (Write) valid data TMDS PHY_MDIO (Read) TMDH valid data SYMBOL DESCRIPTION MIN MAX UNIT TMDO TMDSU TMDH MDIO Output Delay Time MDIO Setup Time MDIO Hold Time 0 5 5 15 ns ns ns - 392 - W90N745CD/W90N745CDG 7.3.5 AC97/I2S Interface AC Characteristics TCLK_PERIOD AC97_BCLK TOD AC97_DATAO AC97_SYNC TISU AC97_DATAI TIHD TOH SYMBOLS DESCRIPTION MIN TYP. MAX UNIT TCLK_PERIOD TOD TOH TISU TIHD AC97 Bit Clock Frequency AC97_DATAO and AC97_SYNC output delay from AC97_BCLK rising edge AC97_DATAO and AC97_SYNC output hold time from AC97_BCLK rising edge AC97_DATAI input setup time to AC97_BCLK falling edge AC97_DATAI input hold AC97_BCLK falling edge time from --5 10 5 12.288 ----- -30 ---- MHz ns ns ns ns - 393 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG TBCLK_PERIOD I2S_BCLK Tout_delay I2S_DATAO I2S_RLCLK TDOH TDIS TDIH I2S_DATAI SYMBOLS DESCRIPTION MIN MAX UNIT TBCLK_PERIOD IIS Bit Clock Frequency IIS_DATAO and IIS_RLCLK output delay from IIS_BCLK falling edge IIS_DATAO and IIS_RLCLK data output hold time from IIS_BCLK falling edge IIS_DATAI input setup time to IIS_BCLK rising edge IIS_DATAI input hold time from IIS_BCLK rising edge Note:depend on codec spec. and register setting -0 10 100 30 ---- MHz Tout_delay TDOH TDIS TDIH ns ns ns ns - 394 - W90N745CD/W90N745CDG 7.3.6 I2C Interface AC Characteristics THIGH TLOW TSU:STO SCL Thd:STA TSU:DAT TSU:DAT2 SDA Thd:DAT SCL TSU:SAT SDA SYMBOL DESCRIPTION MIN MAX UNIT THIGH TLOW Thd:STA TSU:DAT THD:DAT TSU:DAT2 TSU:STO TSU:STA I2C Clock high time I2C clock low time Start condition hold time Receive data setup time Transmit data output delay Receive data hold time Transmit data hold time SDA setup time (before STOP condition) Stop condition setup time Restart condition setup time 1 1 1 0.1 1 0 0.5 1 1.5 0.5 0.9 - us us us us us us us us us us - 395 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 7.3.7 USI Interface AC Characteristics FUSI SFRM Tlead SCLK TCLKH SSPTXD (TX_NEG =1) Tlag TCLKL TOD SSPTXD (TX_NEG =0) TOD FUSI SFRM Tlead SCLK TCLKH TCLKL SSPRXD (RX_NEG =1) Tlag TIH TISU SSPRXD (RX_NEG =0) TIH TISU - 396 - W90N745CD/W90N745CDG SYMBOL DESCRIPTION MIN MAX UNIT FUSI TCLKH TCLKL TISU TIH Tlead Tlag TOD USI clock frequency USI clock high time USI clock low time Data input setup time Data input hold time USI enable lead time USI enable lag time USI output data valid time 12.5 0 12.5 12.5 - 20 14 30 MHz ns ns ns ns ns ns ns 7.3.8 PS2 Interface AC Characteristics T3 1st CLK T4 PS2_CLK 2nd CLK 10th CLK 11th CLK T5 T1 T2 PS2_DATA Start Bit Bit 0 Parity Bit Timing for data received from the auxiliary device T7 T8 2nd CLK 9th CLK 10th CLK 11th CLK PS2_CLK 1st CLK T9 PS2_DATA Bit 0 Parity Bit STOP Bit Timing for data send to the auxiliary device - 397 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG SYMBOL DESCRIPTION MIN. MAX. UNIT T1 T2 T3 T4 T5 T7 T8 T9 Time from DATA transition to falling edge of CLK Time form rising edge of CLK to DATA transition Duration of CLK inactive Duration of clock active Time to auxiliary device inhibit after clock 11 to ensure the auxiliary device does not start another transmission Duration of CLK inactive Duration of CLK active Time to fom inactive to active CLK transition, used to time when the auxiliary device samples DATA 5 5 30 30 0 30 30 30 25 T4-5 50 50 50 50 50 50 us us us us us us us us - 398 - W90N745CD/W90N745CDG 8. ORDERING INFORMATION PART NUMBER NAME PACKAGE DESCRIPTION W90N745CD W90N745CDG LQFP128 LQFP128 128 Leads, body 14 x 14 x 1.4 mm 128 Leads, body 14 x 14 x 1.4 mm, Lead free package - 399 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG 9. PACKAGE SPECIFICATIONS 128L LQFP (14X14X1.4 mm footprint 2.0mm) - 400 - W90N745CD/W90N745CDG 10. APPENDIX A: W90N745 REGISTERS MAPPING TABLE R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written System Manager Control Registers Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PDID ARBCON PLLCON CLKSEL PLLCON1 ISCKCON 0xFFF0_0000 R Product Identifier Register 0xX090.0710 0x0000_0000 0x0000_2F01 0x1FFF_3FX8 0x0001_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0xFFF0_0004 R/W Arbitration Control Register 0xFFF0_0008 R/W PLL Control Register 0xFFF0_000C R/W Clock Select Register 0xFFF0_0010 R/W PLL Control Register 2 0xFFF0_0014 R/W Audio IS Clock Control Register IRQWAKECON 0xFFF0_0020 R/W IRQ Wakeup Control register IRQWAKEFLAG 0xFFFF_0024 R/W IRQ wakeup Flag Register PMCON USBTxrCON 0xFFF0_0028 R/W Power Manager Control Register 0xFFF0_0030 R/W USB Transceiver Control Register External Bus Interface Control Registers Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE EBICON ROMCON SDCONF0 SDCONF1 SDTIME0 SDTIME1 EXT0CON EXT1CON EXT2CON EXT3CON CKSKEW 0xFFF0_1000 R/W EBI control register 0xFFF0_1004 R/W ROM/FLASH control register 0xFFF0_1008 R/W SDRAM bank 0 configuration register 0xFFF0_100C R/W SDRAM bank 1 configuration register 0xFFF0_1010 R/W SDRAM bank 0 timing control register 0xFFF0_1014 R/W SDRAM bank 1 timing control register 0xFFF0_1018 R/W External I/O 0 control register 0xFFF0_101C R/W External I/O 1 control register 0xFFF0_1020 R/W External I/O 2 control register 0xFFF0_1024 R/W External I/O 3 control register 0xFFF0_1F00 R/W Clock skew control register (for testing) 0x0001_0000 0x0000_0XFC 0x0000_0800 0x0000_0800 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0xXXXX_0038 - 401 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG Cache Control Registers Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CAHCNF CAHCON CAHADR 0xFFF0_2000 0xFFF0_2004 0xFFF0_2008 R/W R/W R/W Cache configuration register Cache control register Cache address register 0x0000_0000 0x0000_0000 0x0000_0000 EMC Registers Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CAMCMR CAMEN CAM0M CAM0L CAM1M CAM1L CAM2M CAM2L CAM3M CAM3L CAM4M CAM4L CAM5M CAM5L CAM6M CAM6L CAM7M CAM7L CAM8M CAM8L CAM9M CAM9L CAM10M CAM10L CAM11M CAM11L 0xFFF0_3000 0xFFF0_3004 0xFFF0_3008 0xFFF0_300C 0xFFF0_3010 0xFFF0_3014 0xFFF0_3018 0xFFF0_301C 0xFFF0_3020 0xFFF0_3024 0xFFF0_3028 0xFFF0_302C 0xFFF0_3030 0xFFF0_3034 0xFFF0_3038 0xFFF0_303C 0xFFF0_3040 0xFFF0_3044 0xFFF0_3048 0xFFF0_304C 0xFFF0_3050 0xFFF0_3054 0xFFF0_3058 0xFFF0_305C 0xFFF0_3060 0xFFF0_3064 R/W CAM Command Register R/W CAM Enable Register R/W CAM0 Most Significant Word Register R/W CAM0 Least Significant Word Register R/W CAM1 Most Significant Word Register R/W CAM1 Least Significant Word Register R/W CAM2 Most Significant Word Register R/W CAM2 Least Significant Word Register R/W CAM3 Most Significant Word Register R/W CAM3 Least Significant Word Register R/W CAM4 Most Significant Word Register R/W CAM4 Least Significant Word Register R/W CAM5 Most Significant Word Register R/W CAM5 Least Significant Word Register R/W CAM6 Most Significant Word Register R/W CAM6 Least Significant Word Register R/W CAM7 Most Significant Word Register R/W CAM7 Least Significant Word Register R/W CAM8 Most Significant Word Register R/W CAM8 Least Significant Word Register R/W CAM9 Most Significant Word Register R/W CAM9 Least Significant Word Register R/W CAM10 Most Significant Word Register R/W CAM10 Least Significant Word Register R/W CAM11 Most Significant Word Register R/W CAM11 Least Significant Word Register 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 - 402 - W90N745CD/W90N745CDG EMC Registers Map, continued REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CAM12M CAM12L CAM13M CAM13L CAM14M CAM14L CAM15M CAM15L TXDLSA RXDLSA MCMDR MIID MIIDA FFTCR TSDR RSDR DMARFC MIEN MISTA MGSTA MPCNT MRPC MRPCC MREPC DMARFS CTXDSA CTXBSA CRXDSA CRXBSA 0xFFF0_3068 0xFFF0_306C 0xFFF0_3070 0xFFF0_3074 0xFFF0_3078 0xFFF0_307C 0xFFF0_3080 0xFFF0_3084 0xFFF0_3088 0xFFF0_308C 0xFFF0_3090 0xFFF0_3094 0xFFF0_3098 0xFFF0_309C 0xFFF0_30A0 0xFFF0_30A4 0xFFF0_30A8 0xFFF0_30AC 0xFFF0_30B0 0xFFF0_30B4 0xFFF0_30B8 0xFFF0_30BC 0xFFF0_30C0 0xFFF0_30C4 0xFFF0_30C8 0xFFF0_30CC 0xFFF0_30D0 0xFFF0_30D4 0xFFF0_30D8 R/W CAM12 Most Significant Word Register R/W CAM12 Least Significant Word Register R/W CAM13 Most Significant Word Register R/W CAM13 Least Significant Word Register R/W CAM14 Most Significant Word Register R/W CAM14 Least Significant Word Register R/W CAM15 Most Significant Word Register R/W CAM15 Least Significant Word Register 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 R/W Transmit Descriptor Link List Start Address Register 0xFFFF_FFFC R/W Receive Descriptor Link List Start Address 0xFFFF_FFFC Register 0x0000_0000 R/W MAC Command Register R/W MII Management Data Register R/W FIFO Threshold Control Register W W Transmit Start Demand Register Receive Start Demand Register 0x0000_0000 R/W MII Management Control and Address Register 0x0090_0000 0x0000_0101 Undefined Undefined 0x0000_0800 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_7FFF 0x0000_0000 0x0000_0000 0x0000_0000 R/W Maximum Receive Frame Control Register R/W MAC Interrupt Enable Register R/W MAC Interrupt Status Register R/W MAC General Status Register R/W Missed Packet Count Register R MAC Receive Pause Count Register R R MAC Receive Pause Current Count Register MAC Remote Pause Count Register R/W DMA Receive Frame Status Register 0x0000_0000 R Current Transmit Descriptor Start Address 0x0000_0000 Register R R R Current Transmit Buffer Start Address Register 0x0000_0000 Current Receive Descriptor Start Address 0x0000_0000 Register Current Receive Buffer Start Address Register 0x0000_0000 - 403 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG EMC Registers Map, continued REGISTER ADDRESS R/W DESCRIPTION RESET VALUE RXFSM TXFSM FSM0 FSM1 DCR DMMIR BISTR 0xFFF0_3200 0xFFF0_3204 0xFFF0_3208 0xFFF0_320C 0xFFF0_3210 0xFFF0_3214 0xFFF0_3300 R R R R Receive Finite State Machine Register Transmit Finite State Machine Register Finite State Machine Register 0 Finite State Machine Register 1 0x0081_1101 0x0101_1101 0x0001_0101 0x1100_0100 0x0000_003F 0x0000_0000 0x0000_0000 R/W Debug Configuration Register R Debug Mode MAC Information Register R/W BIST Mode Register GDMA Registers Map REGISTER ADDRESS R/W DESCRIPTION Channel 0 Control Register Channel 0 Source Base Address Register Channel 0 Destination Base Address Register Channel 0 Transfer Count Register Channel 0 Current Source Address Register Channel 0 Current Destination Address Register RESET VALUE GDMA_CTL0 GDMA_SRCB0 GDMA_DSTB0 GDMA_TCNT0 GDMA_CSRC0 GDMA_CDST0 GDMA_CTCNT 0 GDMA_CTL1 GDMA_SRCB1 GDMA_DSTB1 GDMA_TCNT1 GDMA_CSRC1 GDMA_CDST1 GDMA_CTCNT 1 0xFFF0_4000 0xFFF0_4004 0xFFF0_4008 0xFFF0_400C 0xFFF0_4010 0xFFF0_4014 0xFFF0_4018 0xFFF0_4020 0xFFF0_4024 0xFFF0_4028 0xFFF0_402C 0xFFF0_4030 0xFFF0_4034 0xFFF0_4038 R/W R/W R/W R/W R R R R/W R/W R/W R/W R R R 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 Channel 0 Current Transfer Count Register Channel 1 Control Register Channel 1 Source Base Address Register Channel 1 Destination Base Address Register Channel 1 Transfer Count Register Channel 1 Current Source Address Register Channel 1 Current Destination Address Register Channel 1 Current Transfer Count Register - 404 - W90N745CD/W90N745CDG USB Host Controller Registers Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE 0x0000_0010 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_2EDF 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0628 0x0100_0002 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 OpenHCI Registers HcRevision HcControl HcCommandStatus HcInterruptStatus HcInterruptEnbale HcInterruptDisbale HcHCCA HcPeriodCurrentED HcControlHeadED HcControlCurrentED HcBulkHeadEd HcBulkCurrentED HcDoneHeadED HcFmInterval HcFrameRemaining HcFmNumber HcPeriodicStart HcLSThreshold HcRhDescriptorA HcRhDescriptorB HcRhStatus HcRhPortStatus [1] HcRhPortStatus [2] 0xFFF0_5000 R Host Controller Revision Register 0xFFF0_5004 R/W Host Controller Control Register 0xFFF0_5008 R/W Host Controller Command Status Register 0xFFF0_500C R/W Host Controller Interrupt Status Register 0xFFF0_5010 R/W Host Controller Interrupt Enable Register 0xFFF0_5014 R/W Host Controller Interrupt Disable Register 0xFFF0_5018 R/W Host Controller Communication Area Register 0xFFF0_501C R/W Host Controller Period Current ED Register 0xFFF0_5020 R/W Host Controller Control Head ED Register 0xFFF0_5024 R/W Host Controller Control Current ED Register 0xFFF0_5028 R/W Host Controller Bulk Head ED Register 0xFFF0_502C R/W Host Controller Bulk Current ED Register 0xFFF0_5030 R/W Host Controller Done Head Register 0xFFF0_5034 R/W Host Controller Frame Interval Register 0xFFF0_5038 0xFFF0_503C R R Host Controller Frame Remaining Register Host Controller Frame Number Register 0xFFF0_5040 R/W Host Controller Periodic Start Register 0xFFF0_5044 R/W Host Controller Low Speed Threshold Register 0xFFF0_5048 R/W Host Controller Root Hub Descriptor A Register 0xFFF0_504C R/W Host Controller Root Hub Descriptor B Register 0xFFF0_5050 R/W Host Controller Root Hub Status Register 0xFFF0_5054 R/W Host Controller Root Hub Port Status [1] 0xFFF0_5058 R/W Host Controller Root Hub Port Status [2] USB Configuration Registers TestModeEnable 0xFFF0_5200 R/W USB Test Mode Enable Register 0x0XXX_XXXX 0x0000_0000 OperationalModeEnable 0xFFF0_5204 R/W USB Operational Mode Enable Register - 405 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USB Device Register Map REGISTER OFFSET R/W DESCRIPTION RESET VALUE USB_CTL VCMD USB_IE USB_IS USB_IC USB_IFSTR USB_ODATA0 USB_ODATA1 USB_ODATA2 USB_ODATA3 USB_IDATA0 USB_IDATA1 USB_IDATA2 USB_IDATA3 USB_SIE USB_ENG USB_CTLS USB_CONFD EPA_INFO 0xFFF0_6000 R/W 0xFFF0_6004 R/W 0xFFF0_6008 R/W 0xFFF0_600 C R USB control register USB class or vendor command register USB interrupt enable register USB interrupt status register USB interrupt status clear register USB interface and string register USB control transfer-out port 0 register USB control transfer-out port 1 register USB control transfer-out port 2 register USB control transfer-out port 3 register USB transfer-in data port0 register USB control transfer-in data port 1 USB control transfer-in data port 2 USB control transfer-in data port 3 USB SIE status Register USB Engine Register USB control transfer status register USB Configured Value register USB endpoint A information register 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0xFFF0_6010 R/W 0xFFF0_6014 R/W 0xFFF0_6018 0xFFF0_601 C 0xFFF0_6020 0xFFF0_6024 R R R R 0xFFF0_6028 R/W 0xFFF0_602 C R/W 0xFFF0_6030 R/W 0xFFF0_6034 R/W 0xFFF0_6038 0xFFF0_603 C 0xFFF0_6040 R R/W R 0xFFF0_6044 R/W 0xFFF0_6048 R/W - 406 - W90N745CD/W90N745CDG 0xFFF0_604 C 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 0x0000_000 0 EPA_CTL EPA_IE EPA_IC EPA_IS EPA_ADDR EPA_LENTH EPB_INFO EPB_CTL EPB_IE EPB_IC EPB_IS EPB_ADDR R/W USB endpoint A control register USB endpoint A Interrupt Enable register USB endpoint A interrupt clear register USB endpoint A interrupt status register USB endpoint A address register USB endpoint A transfer length register USB endpoint B information register USB endpoint B control register USB endpoint B Interrupt Enable register USB endpoint B interrupt clear register USB endpoint B interrupt status register USB endpoint B address register 0xFFF0_6050 R/W 0xFFF0_6054 0xFFF0_6058 0xFFF0_605 C W R R/W 0xFFF0_6060 R/W 0xFFF0_6064 R/W 0xFFF0_6068 R/W 0xFFF0_606 C 0xFFF0_6070 0xFFF0_6074 R/W W R 0xFFF0_6078 R/W - 407 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG USB Device Register Map, continued REGISTER OFFSET R/W DESCRIPTION RESET VALUE EPB_LENTH EPC_INFO EPC_CTL EPC_IE EPC_IC EPC_IS EPC_ADDR EPC_LENTH EPA_XFER EPA_PKT EPB_XFER EPB_PKT EPC_XFER EPC_PKT 0xFFF0_607C R/W USB endpoint B transfer length register 0xFFF0_6080 0xFFF0_6084 0xFFF0_608C 0xFFF0_6090 0xFFF0_6094 0xFFF0_6098 R/W USB endpoint C information register R/W USB endpoint C control register W R USB endpoint C interrupt clear register USB endpoint C interrupt status register 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0xFFF0_6 088 R/W USB endpoint C Interrupt Enable register 0x0000_0000 R/W USB endpoint C address register R/W USB endpoint C transfer length register 0xFFF0_609C R/W 0xFFF0_60A0 0xFFF0_60A4 0xFFF0_60A8 R/W R/W R/W USB endpoint A remain transfer length 0x0000_0000 register USB endpoint A remain packet length 0x0000_0000 register USB endpoint B remain transfer length 0x0000_0000 register USB endpoint B remain packet length 0x0000_0000 register USB endpoint C remain transfer length 0x0000_0000 register USB endpoint C remain packet length 0x0000_0000 register 0xFFF0_60AC R/W 0xFFF0_60B0 R/W Audio Control Register Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_CON ACTL_RESET ACTL_RDSTB 0xFFF0_9000 0xFFF0_9004 0xFFF0_9008 R/W Audio controller control register R/W Sub block reset control register R/W 0x0000_0000 0x0000_0000 DMA destination base address 0x0000_0000 register for record DMA destination length register for ACTL_RDST_LENGTH 0xFFF0_900C R/W 0x0000_0000 record DMA destination current address ACTL_RDSTC 0xFFF0_9010 R 0x0000_0000 register for record ACTL_RSR ACTL_PDSTB 0xFFF0_9014 0xFFF0_9018 R/W R/W Record status register 0x0000_0000 DMA destination base address 0x0000_0000 register for play DMA destination length register for ACTL_PDST_LENGTH 0xFFF0_901C R/W 0x0000_0000 play - 408 - W90N745CD/W90N745CDG Audio Control Register Map, continued REGISTER ADDRESS R/W DESCRIPTION RESET VALUE ACTL_PDSTC ACTL_PSR ACTL_ISCON ACTL_ACCON ACTL_ACOS0 ACTL_ACOS1 ACTL_ACOS2 ACTL_ACIS0 ACTL_ACIS1 ACTL_ACIS2 0xFFF0_9020 0xFFF0_9024 0xFFF0_9028 0xFFF0_9030 0xFFF0_9034 0xFFF0_9038 0xFFF0_903C 0xFFF0_9040 0xFFF0_9044 R R/W DMA destination current address register for play Play status register 0x0000_0000 0x0000_0004 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0080 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 R/W IS control register R/W AC-link out slot 0 R/W AC-link out slot 1 R/W AC-link out slot 2 R R R AC-link in slot 0 AC-link in slot 1 AC-link in slot 2 0xFFF0_902C R/W AC-link control register Cache Controller Test Registers Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE CTEST0 CTEST1 0xFFF6_0000 R/W 0xFFF6_0004 R Cache test register 0 Cache test register 1 0x0000_0000 0x0000_0000 UART0 Control Registers Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE UART0_RBR 0xFFF8_0000 UART0_THR 0xFFF8_0000 R W Receive Buffer Register (DLAB = 0) Transmit Holding Register (DLAB = 0) Interrupt Enable Register (DLAB = 0) Divisor Latch Register (LS) (DLAB = 1) Divisor Latch Register (MS) (DLAB = 1) Interrupt Identification Register FIFO Control Register Line Control Register Line Status Register Time Out Register Undefined Undefined 0x0000_0000 0x0000_0000 0x0000_0000 0x8181_8181 Undefined 0x0000_0000 0x6060_6060 0x0000_0000 UART0_IER 0xFFF8_0004 R/W UART0_DLL 0xFFF8_0000 R/W UART0_DLM 0xFFF8_0004 R/W UART0_IIR 0xFFF8_0008 R W R R UART0_FCR 0xFFF8_0008 UART0_LSR 0xFFF8_0014 UART0_TOR 0xFFF8_001C UART0_LCR 0xFFF8_000C R/W - 409 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG High Speed UART1 Control Registers Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE UART1_RBR UART1_THR UART1_IER UART1_DLL UART1_DLM UART1_IIR UART1_FCR UART1_LCR UART1_MCR UART1_LSR UART1_MSR UART1_TOR 0xFFF8_0100 0xFFF8_0100 0xFFF8_0104 0xFFF8_0100 0xFFF8_0104 0xFFF8_0108 0xFFF8_0108 0xFFF8_010C 0xFFF8_0110 0xFFF8_0114 0xFFF8_0118 0xFFF8_011C R W R/W R/W R/W R W R/W R/W R R R R/W Receive Buffer Register (DLAB = 0) Transmit Holding Register (DLAB = 0) Interrupt Enable Register (DLAB = 0) Divisor Latch Register (LS) (DLAB = 1) Divisor Latch Register (MS) (DLAB = 1) Interrupt Identification Register FIFO Control Register Line Control Register Modem Control Register Line Status Register MODEM Status Register Time Out Register UART1 Bluetooth Control Register Undefined Undefined 0x0000_0000 0x0000_0000 0x0000_0000 0x8181_8181 Undefined 0x0000_0000 0x0000_0000 0x6060.6060 0x0000_0000 0x0000_0000 0x0000_0000 UART1_UBCR 0xFFF8_0120 UART2 Control Register Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE UART2_RBR 0xFFF8_0200 UART2_THR 0xFFF8_0200 UART2_IER R W Receive Buffer Register (DLAB = 0) Transmit Holding Register (DLAB = 0) Interrupt Enable Register (DLAB = 0) Divisor Latch Register (LS) (DLAB = 1) Divisor Latch Register (MS) (DLAB = 1) Interrupt Identification Register FIFO Control Register Line Control Register Modem Control Register Line Status Register MODEM Status Register Time Out Register IrDA Control Register Undefined Undefined 0x0000_0000 0x0000_0000 0x0000_0000 0x8181_8181 Undefined 0x0000_0000 0x0000_0000 0x6060_6060 0x0000_0000 0x0000_0000 0x0000_0040 0xFFF8_0204 R/W UART2_DLL 0xFFF8_0200 R/W UART2_DLM 0xFFF8_0204 R/W UART2_IIR 0xFFF8_0208 R W UART2_FCR 0xFFF8_0208 UART2_LCR 0xFFF8_020C R/W UART2_MCR 0xFFF8_0210 R/W UART2_LSR 0xFFF8_0214 UART2_MSR 0xFFF8_0218 UART2_TOR 0xFFF8_021C R R R UART2_IRCR 0xFFF8_0220 R/W - 410 - W90N745CD/W90N745CDG UART3 Control Register Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE UART3_RBR 0xFFF8_0300 UART3_THR 0xFFF8_0300 UART3_IER R W Receive Buffer Register (DLAB = 0) Transmit Holding Register (DLAB = 0) Interrupt Enable Register (DLAB = 0) Divisor Latch Register (LS) (DLAB = 1) Divisor Latch Register (MS) (DLAB = 1) Interrupt Identification Register FIFO Control Register Line Control Register Modem Control Register Line Status Register MODEM Status Register Time Out Register Undefined Undefined 0x0000_0000 0x0000_0000 0x0000_0000 0x8181_8181 Undefined 0x0000_0000 0x0000_0000 0x6060_6060 0x0000_0000 0x0000_0000 0xFFF8_0304 R/W UART3_DLL 0xFFF8_0300 R/W UART3_DLM 0xFFF8_0304 R/W UART3_IIR 0xFFF8_0308 R W UART3_FCR 0xFFF8_0308 UART3_LCR 0xFFF8_030C R/W UART3_MCR 0xFFF8_0310 R/W UART3_LSR 0xFFF8_0314 UART3_MSR 0xFFF8_0318 UART3_TOR 0xFFF8_031C R R R Timer Control Registers Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE TCR0 TCR1 TICR0 TICR1 TDR0 TDR1 TISR WTCR 0xFFF8_1000 0xFFF8_1004 0xFFF8_1008 0xFFF8_1010 0xFFF8_1014 0xFFF8_1018 R/W R/W R/W R R R/C Timer Control Register 0 Timer Control Register 1 Timer Initial Control Register 0 Timer Initial Control Register 1 Timer Data Register 0 Timer Data Register 1 Timer Interrupt Status Register Watchdog Timer Control Register 0x0000_0005 0x0000_0005 0x0000_00FF 0x0000_00FF 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0xFFF8_100C R/W 0xFFF8_101C R/W - 411 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG AIC Control Registers Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_SCR1 AIC_SCR2 AIC_SCR3 AIC_SCR4 AIC_SCR5 AIC_SCR6 AIC_SCR7 AIC_SCR8 AIC_SCR9 AIC_SCR10 AIC_SCR11 AIC_SCR12 AIC_SCR13 AIC_SCR14 AIC_SCR15 0xFFF8_2004 0xFFF8_2008 0xFFF8_2010 0xFFF8_2014 0xFFF8_2018 0xFFF8_2020 0xFFF8_2024 0xFFF8_2028 0xFFF8_2030 0xFFF8_2034 0xFFF8_2038 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Source Control Register 1 Source Control Register 2 Source Control Register 3 Source Control Register 4 Source Control Register 5 Source Control Register 6 Source Control Register 7 Source Control Register 8 Source Control Register 9 Source Control Register 10 Source Control Register 11 Source Control Register 12 Source Control Register 13 Source Control Register 14 Source Control Register 15 Source Control Register 16 Source Control Register 17 Source Control Register 18 Source Control Register 19 Source Control Register 20 Source Control Register 21 Source Control Register 22 Source Control Register 23 Source Control Register 24 Source Control Register 25 Source Control Register 26 Source Control Register 27 Source Control Register 28 Source Control Register 29 Source Control Register 30 Source Control Register 31 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0x0000_0047 0xFFF8_200C R/W 0xFFF8_201C R/W 0xFFF8_202C R/W 0xFFF8_203C R/W AIC_SCR16 0xFFF8_2040 R/W AIC_SCR17 0xFFF8_2044 R/W AIC_SCR18 0xFFF8_2048 R/W AIC_SCR19 0xFFF8_204C R/W AIC_SCR20 0xFFF8_2050 R/W AIC_SCR21 0xFFF8_2054 R/W AIC_SCR22 0xFFF8_2058 R/W AIC_SCR23 0xFFF8_205C R/W AIC_SCR24 0xFFF8_2060 R/W AIC_SCR25 0xFFF8_2064 R/W AIC_SCR26 0xFFF8_2068 R/W AIC_SCR27 0xFFF8_206C R/W AIC_SCR28 0xFFF8_2070 R/W AIC_SCR29 0xFFF8_2074 R/W AIC_SCR30 0xFFF8_2078 R/W AIC_SCR31 0xFFF8_207C R/W - 412 - W90N745CD/W90N745CDG AIC Control Registers Map, continued REGISTER ADDRESS R/W DESCRIPTION RESET VALUE AIC_IRSR AIC_IASR AIC_ISR AIC_IPER AIC_ISNR AIC_IMR AIC_OISR AIC_MECR AIC_MDCR AIC_SSCR AIC_SCCR AIC_EOSCR 0xFFF8_2100 0xFFF8_2104 0xFFF8_2108 0xFFF8_210C 0xFFF8_2110 0xFFF8_2114 0xFFF8_2118 0xFFF8_2120 0xFFF8_2124 0xFFF8_2128 0xFFF8_212C 0xFFF8_2130 0xFFF8_2200 R R R R R R R W W W W W W Interrupt Raw Status Register Interrupt Active Status Register Interrupt Status Register Interrupt Priority Encoding Register Interrupt Source Number Register Interrupt Mask Register Output Interrupt Status Register Mask Enable Command Register Mask Disable Command Register Source Set Command Register Source Clear Command Register End of Service Command Register ICE/Debug mode Register 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 Undefined Undefined Undefined Undefined Undefined Undefined AIC_TEST GPIO Control Register Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_CFG0 GPIO_DIR0 GPIO_DATAIN0 GPIO_CFG1 GPIO_DIR1 GPIO_DATAIN1 GPIO_CFG2 GPIO_DIR2 GPIO_DATAIN2 GPIO_CFG4 GPIO_DIR4 GPIO_DATAIN4 0xFFF8_3000 R/W 0xFFF8_3004 R/W 0xFFF8_300C R 0xFFF8_3010 R/W 0xFFF8_3014 R/W 0xFFF8_301C R 0xFFF8_3020 R/W 0xFFF8_3024 R/W 0xFFF8_302C R 0xFFF8_3040 R/W 0xFFF8_3044 R/W 0xFFF8_304C R GPIO Port0 Configuration Register GPIO Port0 Direction Control Register GPIO Port0 Data Output Register GPIO Port0 Data Input Register GPIO port1 configuration register GPIO port1 direction control register GPIO port1 data output register GPIO port1 data input register GPIO Port2 Configuration Register GPIO Port2 Direction Control Register GPIO Port2 Data Output Register GPIO Port2 Data Input Register GPIO Port4 Configuration Register GPIO Port4 Direction Control Register GPIO Port4 Data Output Register GPIO Port4 Data Input Register 0x0000_0000 0x0000_0000 0x0000_0000 0xXXXX_XXXX 0x0000_0000 0x0000_0000 0x0000_0000 0xXXXX_XXXX 0x0000_0000 0x0000_0000 0x0000_0000 0xXXXX_XXXX 0x0015_5555 0x0000_0000 0x0000_0000 0xXXXX_XXXX GPIO_DATAOUT0 0xFFF8_3008 R/W GPIO_DATAOUT1 0xFFF8_3018 R/W GPIO_DATAOUT2 0xFFF8_3028 R/W GPIO_DATAOUT4 0xFFF8_3048 R/W - 413 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG GPIO Control Register Map, continued REGISTER ADDRESS R/W DESCRIPTION RESET VALUE GPIO_CFG5 GPIO_DIR5 GPIO_DATAIN5 GPIO_XICFG GPIO_XISTATUS I2C Register Map REGISTER 0xFFF8_3050 R/W 0xFFF8_3054 R/W 0xFFF8_305C R 0xFFF8_3074 R/W 0xFFF8_3078 R/W GPIO Port5 Configuration Register GPIO Port5 Direction Control Register GPIO Port5 Data Output Register GPIO Port5 Data Input Register GPIO Input Debounce Control Register Extend Interrupt Configure Register Extend Interrupt Status Register 0x0000_0000 0x0000_0000 0x0000_0000 0xXXXX_XXXX 0x0000_0000 0xXXXX_XXX0 0xXXXX_XXX0 GPIO_DATAOUT5 0xFFF8_3058 R/W GPIO_DBNCECON 0xFFF8_3070 R/W ADDRESS R/W 2 DESCRIPTION RESET VALUE I C Interface 0 I C_CSR0 I2C_DIVIDER0 I2C_CMDR0 I C_SWR0 I C_RxR0 I C_TxR0 I2C_CSR1 I C_DIVIDER1 I C_CMDR1 I C_SWR1 I C_RxR1 I C_TxR1 2 2 2 2 2 2 2 2 2 0xFFF8_6000 0xFFF8_6004 0xFFF8_6008 0xFFF8_600C 0xFFF8_6010 0xFFF8_6014 0xFFF8_6000 0xFFF8_6004 0xFFF8_6008 0xFFF8_600C 0xFFF8_6010 0xFFF8_6014 R/W R/W R/W R/W R R/W R/W R/W R/W R/W R R/W I C0 Control and Status Register I2C0 Clock Prescale Register I2C0 Command Register I C0 Software Mode Control Register I C0 Data Receive Register I C0 Data Transmit Register I C Interface 1 I2C1 Control and Status Register I C1 Clock Prescale Register I C1 Command Register I C1 Software Mode Control Register I C1 Data Receive Register I C1 Data Transmit Register 2 2 2 2 2 2 2 2 2 2 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_003F 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_003F 0x0000_0000 0x0000_0000 - 414 - W90N745CD/W90N745CDG USI Register Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE USI_CNTRL USI_DIVIDER USI_SSR Reserved USI_Rx0 USI_Rx1 USI_Rx2 USI_Rx3 USI_Tx0 USI_Tx1 USI_Tx2 USI_Tx3 0xFFF8_6200 R/W 0xFFF8_6204 R/W 0xFFF8_6208 R/W 0xFFF8_620C 0xFFF8_6210 0xFFF8_6214 0xFFF8_6218 0xFFF8_621C 0xFFF8_6210 0xFFF8_6214 0xFFF8_6218 0xFFF8_621C N/A R R R R W W W W Control and Status Register Clock Divider Register Slave Select Register Reserved Data Receive Register 0 Data Receive Register 1 Data Receive Register 2 Data Receive Register 3 Data Transmit Register 0 Data Transmit Register 1 Data Transmit Register 2 Data Transmit Register 3 0x0000_0004 0x0000_0000 0x0000_0000 N/A 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 PWM Control Registers Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE PWM_PPR PWM_CSR PWM_PCR PWM_CNR0 PWM_CMR0 PWM_PDR0 PWM_CNR1 PWM_CMR1 PWM_PDR1 PWM_CNR2 PWM_CMR2 PWM_PDR2 PWM_CNR3 PWM_CMR3 PWM_PDR3 PWM_PIER PWM_PIIR 0xFFF8_7000 0xFFF8_7004 0xFFF8_7008 0xFFF8_700C 0xFFF8_7010 0xFFF8_7014 0xFFF8_7018 0xFFF8_701C 0xFFF8_7020 0xFFF8_7024 0xFFF8_7028 0xFFF8_702C 0xFFF8_7030 0xFFF8_7034 0xFFF8_7038 0xFFF8_703C 0xFFF8_7040 R/W R/W R/W R/W R/W R R/W R/W R R/W R/W R R/W R/W R R/W R/C PWM Prescaler Register PWM Clock Select Register PWM Control Register PWM Counter Register 0 PWM Comparator Register 0 PWM Data Register 0 PWM Counter Register 1 PWM Comparator Register 1 PWM Data Register 1 PWM Counter Register 2 PWM Comparator 2 PWM Data Register 2 PWM Counter Register 3 PWM Comparator Register 3 PWM Data Register 3 PWM Interrupt Enable Register PWM Interrupt Indication Register 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000 - 415 - Publication Release Date: September 22, 2006 Revision A2 W90N745CD/W90N745CDG KPI Control Register Map REGISTER ADDRESS R/W DESCRIPTION RESET VALUE KPICONF 0xFFF8_8000 R/W Keypad controller configuration Register 0x0000_0000 KPI3KCONF 0xFFF8_8004 R/W Keypad controller 3-keys configuration register 0x0000_0000 KPILPCONF 0xFFF8_8008 R/W Keypad controller low power configuration 0x0000_0000 register KPISTATUS 0xFFF8_800C R/O Keypad controller status register 0x0000_0000 PS2 Control Register Map REGISTER ADDRESS R/W/C DESCRIPTION RESET VALUE PS2CMD PS2STS 0xFFF8_9000 0xFFF8_9004 R/W R/W RO RO PS2 Host Controller Command Register PS2 Host Controller Status Register 0x0000_0000 0x0000_0000 PS2SCANCODE 0xFFF8_9008 PS2ASCII 0xFFF8_900C PS2 Host Controller RX Scan Code 0x0000_0000 Register PS2 Host Controller RX ASCII Code 0x0000_0000 Register - 416 - W90N745CD/W90N745CDG Important Notice Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales. - 417 - Publication Release Date: September 22, 2006 Revision A2 |
Price & Availability of W90N745CD
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |